64M AND type Flash Memory More than 16,057-sector (67,824,768-bit)

HITACHI

ADE-203-865<mark>DC</mark> (Z) Rev. <u>2</u>4.0 <u>FebOct.</u> 20, 199<u>9</u>8

Description

The Hitachi HN29W6411A Series is a CMOS Flash Memory with AND type memory cells. It has fully automatic programming and erase capabilities with a single 3.3 V and 5 V power supply. The functions are controlled by simple external commands. To fit the I/O card applications, the unit of programming and erase is as small as (512 + 16) bytes. Initial available sectors of HN29W6411A are more than 16,057 (98% of all sector address).

 $V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}$

Features


- On-board single power supply (V_{CC}): $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$
- Organization
 - AND Flash Memory: (512 + 16) bytes \times (More than 16,057 sectors)
 - Data register: (512 + 16) bytes
- Automatic programming
 - Sector program time: 0.3 ms (typ)
 - Address, data latch function
 - Internal automatic program verify function
 - Status data polling function
- Automatic erase
 - Single sector erase time: 0.8 ms (typ)
 - Block erase time: 0.8 ms (typ)
 - System bus free
 - Internal automatic erase verify function
 - Status data polling function
- Erase mode
 - Single sector erase ((512 + 16) byte unit)
 - Block erase ((4096 + 128) byte unit)
- Fast serial read access time:
 - First access time: 5 µs (max)
 - Serial access time: 50 ns (max)

- Low power dissipation:
 - --- $I_{CC} = 50 \text{ mA} \text{ (max)} \text{ (Read)} \text{ (V}_{CC} = 3.3 \text{ V)}$
 - ---- $I_{CC} = 70 \text{ mA} \text{ (max)} \text{ (Read)} \text{ (V}_{CC} = 5 \text{ V)}$
 - ---- $I_{CC} = 50 \ \mu A \ (max) \ (Standby) \ (V_{CC} = 3.3 \ V)$
 - $I_{cc} = 100 \ \mu A \ (max) \ (Standby) \ (V_{cc} = 5 \ V)$
 - ---- I_{CC} = 40 mA (max) (Erase/Program) (V_{CC} = 3.3 V)
 - --- $I_{CC} = 60 \text{ mA} \text{ (max)} \text{ (Erase/Program)} \text{ (V}_{CC} = 5 \text{ V)}$
 - ---- $I_{CC} = 5 \ \mu A \ (max) \ (Deep \ standby) \ (V_{CC} = 3.3 \ V)$
 - --- $I_{CC} = 10 \ \mu A \ (max) \ (Deep \ standby) \ (V_{CC} = 5 \ V)$
- Error correction (more than 1 bit error correction per each sector read) is required for data reliability.

Ordering Information

Type No.	Available sector	Package
HN29W6411ATT-50	More than 16,057 sectors	12.7 \times 19.68 mm ² 0.8 mm pitch 48-pin plastic TSOP II (TTP-48/40D)

Pin Arrangement




Pin Description

Pin name	Function
I/O0 to I/O7	Input/output
CE	Chip enable
ŌĒ	Output enable
WE	Write enable
CDE	Command data enable
V _{cc} ^{*1}	Power supply
V _{ss} *1	Ground
RDY/Busy	Ready/Busy
RES	Reset
SC	Serial clock
NC	No connection


Note: 1. All V_{cc} and V_{ss} pins should be connected to a common power supply and a ground, respectively.

HITACHI

Block Diagram



Memory Map and Address



Mode Selection

Mode	CE	ŌĒ	WE	SC	RES	CDE	R/B ^{∗3}	I/O0 to I/O7
Deep standby	\times^{*^4}	×	×	×	V_{ILR}	×	$V_{\rm OH}$	High-Z
Standby	V _{IH}	×	×	×	V	×	V _{OH}	High-Z
Output disable	V _{IL}	V _{IH}	VIH	×	V _{IHR}	×	V _{OH}	High-Z
Status register read*1	V _{IL}	VIL	VIH	×	V _{IHR}	×	V _{OH}	Status register outputs
Command write*2	V _{IL}	V _{IH}	VIL	V _{IL}	V_{IHR}	V _{IL}	V _{OH}	Din

Notes: 1. Default mode after the power on is the status register read mode (refer to status transition). From I/O0 to I/O7 pins output the status, when $\overline{CE} = V_{IL}$ and $\overline{OE} = V_{IL}$ (conventional read operation condition).

2. Refer to the command definition. Data can be read, programmed and erased after commands are written in this mode.

3. The RDY/Busy bus should be pulled up to V_{cc} to maintain the V_{OH} level while the RDY/Busy pin outputs a high impedance.

4. An \times means "Don't care". The pin level can be set to either V_{IL} or V_{IH} referred to DC characteristics.

Command Definition*^{1, 2}

			First bus	cycle	Second b	us cyc	le	Third bus	cycle	Fourth bus	cycle
Command		Bus cycles	Operation mode* ³	Data in	Operation mode	Data in	Data out	Operation mode* ³	Data in	Operation mode	Data in
Serial read (1))	3	Write	00H	Write	SA (1)*	4	Write	SA (2)*	1	
Serial read (2))	3	Write	F0H	Write	SA (1)*	4	Write	SA (2)*	1	
Read identifier codes		1	Write	90H	Read		ID* ^{7, 8}				
Auto erase	Singlesector	4	Write	20H	Write	SA (1)*	4	Write	SA (2)*	⁴ Write	B0H*10
	Block	4	Write	7FH	Write	BA (1)*	5	Write	BA (2)*	Write	B0H*10
Auto program	Program (1)*6	4	Write	10H	Write	SA (1)*	4	Write	SA (2)*	[•] Write	40H ^{°10,11}
	Program (2)*9	4	Write	1FH	Write	SA (1)*	4	Write	SA (2)*	⁺ Write	40H ^{10,11}
	Program (3) (Control bytes)* ⁶	4	Write	0FH	Write	SA (1)*	4	Write	SA (2)*	[•] Write	40H ^{10,11}
Erase verify		4	Write	A0H	Write	SA (1)*	4	Write	SA (2)*	¹ Write	AOH
Reset		1	Write	FFH							
Read status register		1	Write	70H	Read		SRD*	7			
Clear status register		1	Write	50H							

Notes: 1. Commands and sector address are latched at rising edge of WE pulses. Program data is latched at rising edge of SC pulses.

2. The chip is in the read status register mode when $\overline{\text{RES}}$ is set to V_{IHR} first time after the power up.

- 3. Refer to the command read and write mode in mode selection.
- 4. SA (1) = Sector address (A0 to A7), SA (2) = Sector address (A8 to A13).
- BA (1) = Block address (A3 to A7), BA (2) = Block address (A8 to A13). Address inputs of A0 to A2 are not necessary.
- 6. By using program (1) and (3), data can additionally be programmed maximum 15 times for each sector before erase.
- 7. ID = Identifier code; Manufacturer code (07H), Device code (92H). SRD = Status register data.
- The manufacturer identifier code is output when CDE is low and the device identifier code is output when CDE is high.
- 9. Before program (2) operations, data in the programmed sector must be erased.
- 10. No commands can be written during auto program and erase (when the RDY/Busy pin outputs a V_{oL}).
- 11. The fourth cycle of the auto program comes after the program data input is complete.

HITACHI

Mode Description

Read

Serial Read (1): Memory data D0 to D527 in the sector of address SA is sequentially read. The mode turns back to the status register read mode at any time when \overline{CE} is reset. Output data is not valid after the number of the SC pulse exceeds 528.

Serial Read (2): Memory data D512 to D527 in the sector of address SA is sequentially read. The mode turns back to the status register read mode at any time when \overline{CE} is reset. Output data is not valid after the number of the SC pulse exceeds 16.

Automatic Erase

Single Sector Erase: Memory data D0 to D527 in the sector of address SA is erased automatically by internal control circuits. After the sector erase starts, the erasure completion can be checked through the RDY/\overline{Busy} signal and status data polling. All the bits in the sector are "1" after the erase. The sector valid data stored in a part of memory data D512 to D527 must be read and kept outside of the sector before the sector erase.


Block Erase: Memory data D0 to D527 in the 8 sectors of block address BA is erased automatically by internal control circuits. After the block erase starts, the erasure completion can be checked through the RDY/Busy signal and status data polling. All the bits in the sectors are "1" after the erase. The sector valid data stored in a part of memory data D512 to D527 must be read and kept outside of the sectors before the sector erase.

Automatic Program

Program (1): Program data PD0 to PD527 is programmed into the sector of address SA automatically by internal control circuits. By using program (1), data can additionally be programmed 15 times for each sector before the following erase. After the programming starts, the program completion can be checked through the RDY/Busy signal and status data polling. Programmed bits in the sector turn from "1" to "0" when they are programmed. The sector valid data should be included in the program data PD512 to PD527.

Program (2): Program data PD0 to PD527 is programmed into the sector of address SA automatically by internal control circuits. After the programming starts, the program completion can be checked through the RDY/Busy signal and status data polling. Programmed bits in the sector turn from "1" to "0" when they are programmed. The sector must be erased before programming. The sector valid data should be included in the program data PD512 to PD527.

Program (3): Program data PD512 to PD527 is programmed into the sector of address SA automatically by internal control circuits. By using program (3), data can additionally be programmed 15 times for each sector befor the following erase. After the programming starts, the program completion can be checked through the RDY/Busy signal and status data polling. Programmed bits in the sector turn from "1" to "0" when they are programmed.



Erase Verify

In the erase verify mode, I/O3 pin outputs a V_{OL} level if data in the selected sector are all "1". Otherwise, the I/O3 pin outputs a V_{OH} level .

Status Register Read

In the status register read mode, I/O pins output the same operation status as in the status data polling defined in the function description.

HITACHI

Identifier Read

The manufacturer and device identifier code can be read in the identifier read mode. The manufacturer and device identifier code is selected with $\overline{\text{CDE}}$ low and high, respectively.

Function Description

Status Register: The HN29W6411A outputs the operation status data as follows: I/O7 pin outputs a V_{OL} to indicate that the memory is in either erase or program operation. The level of I/O7 pin turns to a V_{OH} when the operation finishes. I/O5 and I/O4 pins output V_{OL} s to indicate that the erase and program operations complete in a finite time, respectively. If these pins output V_{OH} s, it indicates that these operations have timed out. To execute other erase and program operation, the status data must be cleared after a time out occurs. I/O3 pin outputs a V_{OL} to indicate that the result of the erase verify is a "pass". If the erase verify fails, I/O3 pin outputs a V_{OH} . From I/O0 to I/O2 and I/O6 pins are reserved for future use. The pins output V_{OL} s and should be masked out during the status data read mode. The function of the status register is summarized in the following table.

I/O	Flag definition	Definition
I/07	Ready/Busy	$V_{OH} = Ready, V_{OL} = Busy$
I/O6	Reserved	Outputs a $V_{\mbox{\tiny OL}}$ and should be masked out during the status data poling mode.
I/O5	Erase check	V_{OH} = Fail, V_{OL} = Pass
I/O4	Program check	V_{OH} = Fail, V_{OL} = Pass
I/O3	Erase verify	V_{OH} = Fail (not erased), V_{OL} = Pass (erased)
I/O2	Reserved	Outputs a V_{oL} and should be masked out during the status data poling mode.
I/O1	Reserved	_
I/O0	Reserved	

RDY/Busy: The RDY/Busy signal also indicates the program/erase status of the flash memory. The RDY/Busy signal is initially at a high impedance state. It turns to a V_{oL} level after the fourth command for either an erase or programming operation is input. After the erase or programming operation finishes, the RDY/Busy signal turns back to the high impedance state.

 $\overline{\text{WE}}$: Commands and address are latched at the rising edge of $\overline{\text{WE}}$.

SC: Programming data is latched at the rising edge of SC.


CDE: Commands and data are latched when $\overline{\text{CDE}}$ is V_{μ} and Address is latched when $\overline{\text{CDE}}$ is V_{μ} .

RES: RES pin must be kept at the V_{ILR} ($V_{SS} \pm 0.2 \text{ V}$) level when V_{CC} is turned on and off. In this way, data in the memory is protected against unintentional erase and programming. RES must be kept at the V_{IHR} ($V_{CC} \pm 0.2 \text{ V}$) level during any operations such as programming, erase and read.


HITACHI

Command/Address/Data Input Sequence


Serial Read (1) (2)




Single Sector Erase




Block Erase




Program (1)




Program (2)




Program (3)




Erase Verify Mode




ID Read Mode



Status Register Read Mode



Status Transition



Absolute Maximum Ratings

Parameter	Symbol	Value	Unit	Notes
V _{cc} voltage	V _{cc}	–0.6 to +7	V	1
All input and output voltages	Vin, Vout	-0.6 to +7	V	1, 2
Operating temperature range	Topr	0 to +70	°C	
Storage temperature range	Tstg	-65 to +125	°C	3
Storage temperature under bias	Tbias	-10 to +80	°C	

Notes: 1. Relative to V_{ss} .

2. Vin, Vout = -2.0 V for pulse width ≤ 20 ns.

3. Device storage temperature range before programming.

Capacitance (Ta = 25° C, f = 1 MHz)

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
Input capacitance	Cin	_	_	6	pF	Vin = 0 V
Output capacitance	Cout	_	_	12	pF	Vout = 0 V

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
Input leakage current	I _{LI}	_		2	μA	Vin = V_{ss} to V_{cc}
Output leakage current	I _{LO}	_		2	μA	Vout = V_{ss} to V_{cc}
Standby V _{cc} current	I _{SB1}		0.3	1	mA	$\overline{CE} = V_{IH}$
	I _{SB2}	_	30	50	μA	$\overline{CE} = V_{cc} \pm 0.2 \text{ V},$ $\overline{RES} = V_{cc} \pm 0.2 \text{ V}$
Deep standby V _{cc} current	I _{SB3}	_	1	5	μA	$\overline{\text{RES}} = V_{ss} \pm 0.2V$
Operating V _{cc} current	I _{CC1}	_		25	mA	lout = 0 mA, f = 0.2 MHz
	I _{CC2}		30	50	mA	lout = 0 mA, f = 20 MHz
Operating V _{cc} current (Program)	I _{CC3}		—	40	mA	In programming
Operating V _{cc} current (Erase)	I _{CC4}	_		40	mA	In erase
Input voltage	V _{IL}	-0.3*1, 2		0.8	V	
	V _{IH}	2.0		$V_{cc} + 0.3^{*3}$	V	
Input voltage (RES pin)	V _{ILR}	-0.2	_	0.2	V	
	V _{IHR}	$V_{cc} - 0.2$		V _{cc} + 0.2	V	
Output voltage	V _{ol}			0.4	V	$I_{OL} = 2 \text{ mA}$
	V _{OH}	2.4		_	V	$I_{OH} = -2 \text{ mA}$

DC Characteristics-1 ($V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$, Ta = 0 to +70°C)

Notes: 1. V_{IL} min = -1.0 V for pulse width \leq 50 ns in the read operation. V_{IL} min = -2.0 V for pulse width \leq 20 ns in the read operation.

2. V_{IL} min = -0.6 V for pulse width \leq 20 ns in the erase/data programming operation.

3. V_{IH} max = V_{CC} + 1.5 V for pulse width \leq 20 ns. If V_{IH} is over the specified maximum value, the operations are not guaranteed.

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
Input leakage current	I _{LI}	_		2	μΑ	Vin = V_{ss} to V_{cc}
Output leakage current	I _{LO}	_		2	μA	Vout = V_{ss} to V_{cc}
Standby V_{cc} current	I _{SB2}			100	μA	$\overline{CE} = V_{cc} \pm 0.2 \text{ V},$ $\overline{RES} = V_{cc} \pm 0.2 \text{ V}$
Deep standby V _{cc} current	I _{SB3}	_		10	μA	$\overline{\text{RES}} = V_{ss} \pm 0.2V$
Operating V _{cc} current	I _{CC1}	_		50	mA	lout = 0 mA, f = 0.2 MHz
	I _{CC2}	_		70	mA	lout = 0 mA, f = 20 MHz
Operating V _{cc} current (Program)	I _{CC3}			60	mA	In programming
Operating V _{cc} current (Erase)	I _{CC4}		_	60	mA	In erase
Input voltage	VIL	-0.3*1,2		0.2	V	
	V _{IH}	$V_{cc} - 0.2$		$V_{cc} + 0.3^{*3}$	V	
Input voltage (RES pin)	V _{ILR}	-0.2		0.2	V	
	V _{IHR}	$V_{cc} - 0.2$		V _{cc} + 0.2	V	
Output voltage	V _{oL}	_	_	0.4	V	$I_{OL} = 2 \text{ mA}$
	V _{OH}	2.4		_	V	$I_{OH} = -2 \text{ mA}$

DC Characteristics-2 ($V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$, Ta = 0 to +70°C)

Notes: 1. V_{IL} min = -1.0 V for pulse width \leq 50 ns in the read operation. V_{IL} min = -2.0 V for pulse width \leq 20 ns in the read operation.

2. V_{IL} min = -0.6 V for pulse width \leq 20 ns in the erase/data programming operation.

3. V_{H} max = V_{CC} + 1.5 V for pulse width \leq 20 ns. If V_{H} is over the specified maximum value, the operations are not guaranteed.

AC Characteristics ($V_{cc} = 3.3 \text{ V} \pm 0.3 \text{ V}/V_{cc} = 5 \text{ V} \pm 0.5 \text{ V}$, Ta = 0 to +70°C)

Test Conditions-1 ($V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$)

- Input pulse levels: 0.4 V/2.4 V
- Input rise and fall time: ≤ 10 ns
- Output load: 1 TTL gate +50 pF (Including scope and jig.)
- Reference levels for measuring timing: 0.8 V, 1.8 V

Test Conditions-2 ($V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$)

- Input pulse levels: $0.2 \text{ V/V}_{CC} 0.2 \text{ V}$
- Input rise and fall time: ≤ 10 ns
- Output load: 1 TTL gate +50 pF (Including scope and jig.)
- Reference levels for measuring timing: 0.8 V, 1.8 V

HITACHI

Power on and off, Serial Read Mode (1) and (2)

Parameter	Symbol	Min	Мах	Unit	Test conditions	Note
Write cycle time	t _{cwc}	120	_	ns		
Serial clock cycle time	t _{scc}	50	_	ns		
CE setup time	t _{CES}	0	_	ns		
CE hold time	t _{CEH}	0	_	ns		
Write pulse time	t _{wP}	60	_	ns	$\overline{CE} = V_{IL}, \overline{OE} = V_{IH}$	
Write pulse high time	t _{wPH}	40	_	ns		
Address setup time	t _{AS}	50	_	ns		
Address hold time	t _{AH}	10		ns		
Data setup time	t _{DS}	50		ns		
Data hold time	t _{DH}	10		ns		
SC to output delay	t _{sac}		50	ns	$\overline{CE} = \overline{OE} = V_{IL}, \ \overline{WE} = V_{IH}$	
OE setup time for SC	t _{OES}	0		ns		
OE low to output low-Z	t _{OEL}	0		ns		
OE setup time before read	t _{OEPS}	40		ns		
OE setup time before command write	t _{OEWS}	0		ns		
SC to output hold	t _{sH}	15	_	ns	$\overline{CE} = \overline{OE} = V_{IL}, \ \overline{WE} = V_{IH}$	
OE high to output float	t _{DF}		40	ns	$\overline{CE} = V_{IL}, \ \overline{WE} = V_{IH}$	1
WE to SC delay time	t _{WSD}	5		μs		
RES to CE setup time	t _{RP}	1		ms		
SC to \overline{CE} , \overline{OE} hold time	t _{sch}	50	_	ns		
SC pulse width	t _{sP}	20		ns		
SC pulse low time	t _{SPL}	20		ns		
SC setup time for CE	t _{scs}	0		ns		
CDE setup time for WE	t _{CDS}	0		ns		
\overline{CDE} hold time for \overline{WE}	t _{CDH}	20		ns		
V_{cc} to \overline{RES} setup time	t _{RES}	1	_	μs	$\overline{CE} = V_{H}$	
CE setup time for RES	t _{CESR}	1	_	μs		
RDY/\overline{Busy} undefined for V_{cc} off	t _{DFP}	0		ns		
RES high to device ready	t _{BSY}	_	1	ms		
CE pulse high time	t _{CPH}	200	_	ns		
\overline{CE} , \overline{WE} setup time for \overline{RES}	t _{CWRS}	0	_	ns		
$\overline{\text{RES}}$ to $\overline{\text{CE}}$, $\overline{\text{WE}}$ hold time	t _{cwr}	0	_	ns		

Note: 1. t_{DF} is a time after which the I/O pins become open.

Program, Erase and Erase Verify


Parameter	Symbol	Min	Тур	Мах	Unit	Test conditions	Note
Write cycle time	t _{cwc}	120	_	_	ns		
Serial clock cycle time	t _{scc}	50		_	ns		
CE setup time	t _{CES}	0			ns		
CE hold time	t _{CEH}	0	_	_	ns		
Write pulse time	t _{wP}	60	_	_	ns	$\overline{CE} = V_{IL}, \overline{OE} = V_{IH}$	
Write pulse high time	t _{wPH}	40	_	_	ns		
Address setup time	t _{AS}	50	_	_	ns		
Address hold time	t _{AH}	10	_	_	ns		
Data setup time	t _{DS}	50	_	_	ns		
Data hold time	t _{DH}	10	_	_	ns		
OE setup time before command write	t _{oews}	0	_	—	ns		
OE setup time before read	t _{OEPS}	40	_	_	ns		
Time to device busy	t _{DB}		_	150	ns		
Auto erase time (Sector)	t _{ASE}	_	0.8	20	ms		
Auto erase time (Block)	t _{ABE}	_	0.8	20	ms		
Auto program time	t _{ASP}		0.3	20	ms		
CE pulse high time	t _{CPH}	200	_	_	ns		
Write cycle time for control byte program	t _{cwcc}	2.5	_	_	μs		
SC pulse width	t _{sP}	20			ns		
SC pulse low time	t _{SPL}	20			ns		
Data setup time for SC	t _{SDS}	0		_	ns		
Data hold time for SC	t _{sDH}	30			ns	$\overline{\text{CDE}} = V_{IL}$	
SC setup for WE	t _{sw}	20	_		ns	$\overline{\text{CDE}} = V_{IL}$	
SC setup for CE	t _{scs}	0	_	_	ns		
SC hold time for \overline{WE}	t _{schw}	20	_	_	ns		
CE to output delay	t _{CE}	_	_	120	ns		
OE to output delay	t _{oe}			60	ns		
OE high to output float	t _{DF}	_	_	40	ns	$\overline{CE} = V_{IL}, \ \overline{WE} = V_{IH}$	1
RES to write setup time	t _{RP}	1			ms		


Parameter	Symbol	Min	Тур	Мах	Unit	Test conditions	Note
$\overline{\text{CDE}}$ setup time for $\overline{\text{WE}}$	t _{CDS}	0	_	—	ns		
$\overline{\text{CDE}}$ hold time for $\overline{\text{WE}}$	t _{CDH}	20	_	_	ns		
WE to erase verify	t _{OEV}	20			μs		
CDE setup time for SC	t _{CDSS}	100			ns		
Next cycle ready time	t _{RDY}	0			ns		
$\overline{\text{CDE}}$ to $\overline{\text{CE}}$, $\overline{\text{OE}}$ hold time	t _{CDCH}	50			ns		
CDE to output delay	t _{cdac}			50	ns		
CDE to output invalid	t _{CDF}	0		_	ns		

Note: 1. t_{DF} is a time after which the I/O pins become open.


Timing Waveforms

Power on and off Sequence







Serial Read (1) (2) Timing Waveform




Erase and Status Data Polling Timing Waveform (Sector Erase/Block Erase)



Program (1) and Status Data Polling Timing Waveform





Program (2) and Status Data Polling Timing Waveform



Program (3) and Status Data Polling Timing Waveform

Erase Verify Timing Waveform





ID and Status Register Read Timing Waveform

Notes

Unusable Sector

Initially, the HN29W6411A contains unusable sectors. Due to the nature of the device architecture, the device can also be screened and tested for partial invalid sectors for selected systems that can utilize the devices.

1. Tested for partial invalid sectors. The usable sectors were programmed the following data.

Column address	200H	201H	202H	203H	204H	205H	206H to 20FH
Data	1CH	71H	C7H	1CH	71H	C7H	<u>FFH</u>

2. No erase and program for the partial invalid sectors by the system.

Item	Min
Usable sectors (initially)	16,057 (98%)

Enable High System Reliability

The device may fail during a program or erase operation due to write or erase cycle. The following architecture will enable high system reliability if a failure occurs.


1. Error in read: Error correction that more than 1 bit error correction per each sector read is required for data reliability.

2. Error in program or erase operation: The device may fail during a program or erase operation due to write or erase cycle. The status register are indicated that the erase and program operation complete in a finite time. When the error happens in sector, try to reprogram the data into another sector. Then, prevent further system access to sector that error happens. Typically, recommended number of a spare sectors are 1.8% within initial usable 16,057 sectors by the each device.

3. Prolongation of Flash memory life: The write/erase endurance is $\underline{34} \times 10^5$ cycles and the data retention time is more than 10 years under the condition of the error correction.

Package Dimensions

HN29W6411ATT Series (TTP-48/40D)



Cautions

- 1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
- 2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
- 3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
- 4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
- 5. This product is not designed to be radiation resistant.
- 6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
- Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

Semiconductor & IC Div.

Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109

URL NorthAmerica

Europe Asia (Singapore) Asia (Taiwan) Asia (HongKong) Japan http://www.hitachi.com/ http://www.hitachi.eu.com/hel/ecg http://www.has.hitachi.com.sg/grp3/sicd/index.htm http://www.hitachi.com.tw/E/Product/SICD_Frame.htm http://www.hitachi.com.hk/eng/bo/grp3/index.htm http://www.hitachi.co.jp/Sicd/indx.htm

For further information write to:

Hitachi Semiconductor (America) Inc. 179 East Tasman Drive, San Jose,CA 95134 Tel: <1> (408) 433-1990 Fax: <1>(408) 433-0223 Hitachi Europe GmbH Electronic components Group Domacher Straße 3 D-85622 Feldkirchen, Munich Germany Tel: <49> (89) 9 9180-0 Fax: <49> (89) 9 9180-0 Fax: <49> (89) 9 29 30 00 Hitachi Europe Ltd. Electronic Components Group. Whitebrook Park Lower Cookham Road Maidenhead Berkshire SL6 8YA, United Kingdom Tel: <44> (1628) 585000 Fax: <44> (1628) 778322

Hitachi Asia Pte. Ltd. 16 Collyer Quay #20-00 Hitachi Tower Singapore 049318 Tel: 535-2100 Fax: 535-1533

Hitachi Asia Ltd. Taipei Branch Office 3F, Hung Kuo Building. No.167, Tun-Hwa North Road, Taipei (105) Tel: <886> (2) 2718-3666 Fax: <886> (2) 2718-8180 Hitachi Asia (Hong Kong) Ltd. Group III (Electronic Components) 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Tsim Sha Tsui, Kowloon, Hong Kong Tel: <852> (2) 735 9218 Fax: <852> (2) 730 0281 Telex: 40815 HITEC HX

Copyright © Hitachi, Ltd., 1998. All rights reserved. Printed in Japan.

Revision Record

Rev.	Date	Contents of Modification	Drawn by	Approved by
0.0	Nov. 21, 1997	Initial issue	M. Shirai	H. Uchida
0.1	Jan. 12, 1998	AC Characteristics t _{ASP} typ: 0.5 ms to 0.2 ms Enable High System Reliability: Change of notes3	M. Shirai	H. Uchida
0.2	Mar. 31, 1998	 Function Description Status Register: Change of description I/O6: V_{CC} check to Reserved I/O6: V_{OH} = Fail, V_{OL} = Pass to Outputs a V_{OL} and should be masked out during the status data poling mode. Timing Waveforms Erase and Status Data Polling Timing Waveform: Deletion of note 3 Program (1) and Status Data Polling Timing Waveform: Deletion of note 5 Program (2) and Status Data Polling Timing Waveform: Deletion of note 5 Program (3) and Status Data Polling Timing Waveform: Deletion of note 5 	M. Shirai	K. Furusawa
1.0	Oct. 20, 1998	Correct error: Figure of Memory map and address AC Characteristics t_{ASE}, t_{ABE} typ: 1 ms to 0.8 ms t_{ASP} typ: 0.2 ms to 0.3 ms Notes Enable High System Reliability write/erase endurance: 3×10^5 cycles to 1×10^5 cycles	<u>M. Shirai</u>	<u>T. Totsuka</u>
<u>2.0</u>	<u>Feb. 20, 1999</u>	Notes _Addition of Column address: 206H to 20FH _write/erase endurance: 1×10^5 cycles to 3×10^5 cycle	9 <u>8</u>	