

PIC16C432

OTP 8-Bit CMOS MCU with LIN bus Transceiver

Devices included in this Data Sheet:

PIC16C432

High Performance RISC CPU:

- · Only 35 instructions to learn
- All single cycle instructions (200 ns), except for program branches which are two-cycle
- · Operating speed:
 - DC 20 MHz clock input
 - DC 200 ns instruction cycle


Device	Program Memory	RAM Data Memory	
PIC16C432	2K x 14	128 x 8	

- Interrupt capability
- 16 special function hardware registers
- 8-level deep hardware stack
- · Direct, Indirect and Relative Addressing modes

Peripheral Features:

- 12 I/O pins with individual direction control
- · High current sink/source for direct LED drive
- · Analog comparator module with:
 - Two analog comparators
 - Programmable on-chip voltage reference (VREF) module
 - Programmable input multiplexing from device inputs and internal voltage reference
 - Comparator outputs can be output signals
- Timer0: 8-bit timer/counter with 8-bit programmable prescaler
- · Integrated LIN bus Transceiver
- · Wake-up on bus activity
- 12V battery operation for Transceiver
- · Thermal shut-down for Transceiver
- · Ground loss protection
- Single 40V I/O

PIN DIAGRAM



Special Microcontroller Features:

- In-Circuit Serial Programming (ICSP™) (via two pins)
- Power-on Reset (POR)
- Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Brown-out Reset
- Watchdog Timer (WDT) with its own on-chip RC oscillator for reliable operation
- Programmable code protection
- Power saving SLEEP mode
- · Selectable oscillator options
- · Four user programmable ID locations

CMOS Technology:

- Low power, high speed CMOS EPROM/HV-CMOS technology
- · Fully static design
- · Wide operating voltage range
 - 3.0V to 5.5V
- · Industrial and extended temperature range

PIC16C432

Table of Contents

1.0	General Description	3
2.0	PIC16C432 Device Varieties	
3.0	Architectural Overview	7
4.0	Memory Organization	
5.0	I/O Ports	
3.0	LIN bus transceiver	
7.0	Timer0 Module	
3.0	Comparator Module	35
9.0	Voltage Reference Module	
10.0	Special Features of the CPU	43
11.0	Instruction Set Summary	59
12.0	Development Support	71
13.0	Electrical Specifications	77
14.0	Packaging Information	
Appen	dix A: Code for LIN bus Communication	95
ndex .		97
	ne Support	
	er Response	
	ct Identification System	

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@mail.microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)
- The Microchip Corporate Literature Center; U.S. FAX: (480) 792-7277

When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com/cn to receive the most current information on all of our products.

1.0 GENERAL DESCRIPTION

The PIC16C432 is a 20-pin EPROM-based member of the versatile PICmicro® family of low cost, high performance, CMOS, fully-static, 8-bit microcontrollers with an integrated LIN bus transceiver.

All PICmicro® microcontrollers employ an advanced RISC architecture. The PIC16C432 device has enhanced core features, eight-level deep stack, and multiple internal and external interrupt sources. The separate instruction and data buses of the Harvard architecture allow a 14-bit wide instruction word with separate 8-bit wide data. The two stage instruction pipeline allows all instructions to execute in a single cycle, except for program branches (which require two cycles). A total of 35 instructions (reduced instruction set) are available. Additionally, a large register set gives some of the architectural innovations used to achieve a very high performance.

PIC16C432 microcontrollers typically achieve a 2:1 code compression and a 4:1 speed improvement over other 8-bit microcontrollers in their class.

The PIC16C432 has 12 I/O pins and an 8-bit timer/counter with an 8-bit programmable prescaler. In addition, the PIC16C432 adds two analog comparators with a programmable on-chip voltage reference module. The comparator module is ideally suited for applications requiring a low cost analog interface (e.g., battery chargers, threshold detectors, white goods controllers, etc.).

PIC16C432 devices have special features to reduce external components, thus reducing system cost, enhancing system reliability and reducing power consumption. There are four oscillator options, of which the single pin RC oscillator provides a low cost solution, the LP oscillator minimizes power consumption, XT is a standard crystal, and the HS is for High Speed crystals. The SLEEP (power-down) mode offers power savings. The user can wake-up the chip from SLEEP through several external and internal interrupts and RESET.

A highly reliable Watchdog Timer with its own on-chip RC oscillator provides protection against software lock-up.

A UV erasable CERDIP packaged version is ideal for code development, while the cost effective One-Time-Programmable (OTP) version is suitable for production in any volume.

A simplified block diagram of the PIC16C432 is shown in Figure 3-1.

The PIC16C432 series fits perfectly in automotive and industrial applications, which require the LIN bus as a communication platform. The EPROM technology makes customization of application programs (detection levels, pulse generation, timers, etc.) extremely fast and convenient. The small footprint packages make this microcontroller series perfect for all applications with space limitations. Low cost, low power, high performance, ease of use and I/O flexibility make the PIC16C432 very versatile.

1.1 Development Support

The PIC16C432 family is supported by a full-featured macro assembler, a software simulator, an in-circuit emulator, a low-cost development programmer and a full-featured programmer. A "C" compiler is also available.

PIC16C432

NOTES:

2.0 PIC16C432 DEVICE VARIETIES

A variety of frequency ranges and packaging options are available. Depending on application and production requirements, the proper device option can be selected using the information in the PIC16C432 Product Identification System section at the end of this data sheet. When placing orders, please use this page of the data sheet to specify the correct part number.

2.1 UV Erasable Devices

The UV erasable version, offered in the CERDIP package is optimal for prototype development and pilot programs. This version can be erased and reprogrammed to any of the oscillator modes.

Microchip's PICSTART® and PRO MATE® programmers both support programming of the PIC16C432.

2.2 <u>One-Time-Programmable (OTP)</u> Devices

The availability of OTP devices is especially useful for customers who need the flexibility for frequent code updates and small volume applications. In addition to the program memory, the configuration bits must also be programmed.

2.3 Quick-Turn-Programming (QTP) Devices

Microchip offers a QTP Programming Service for factory production orders. This service is made available for users who choose not to program a medium to high quantity of units and whose code patterns have stabilized. The devices are identical to the OTP devices, but with all EPROM locations and configuration options already programmed by the factory. Certain code and prototype verification procedures apply before production shipments are available. Please contact your Microchip Technology sales office for more details.

2.4 <u>Serialized Quick-Turn-Programming</u> (SQTPSM) <u>Devices</u>

Microchip offers a unique programming service where a few user defined locations in each device are programmed with different serial numbers. The serial numbers may be random, pseudo-random or sequential.

Serial programming allows each device to have a unique number which can serve as an entry code, password or ID number.

PIC16C432

NOTES:

3.0 ARCHITECTURAL OVERVIEW

The high performance of the PIC16C432 device can be attributed to a number of architectural features commonly found in RISC microprocessors. To begin with, the PIC16C432 uses a Harvard architecture in which program and data are accessed from separate memories, using separate buses. This improves bandwidth over traditional von Neumann architecture, where program and data are fetched from the same memory. Separating program and data memory further allows instructions to be sized differently than 8-bit wide data word. Instruction opcodes are 14-bits wide making it possible to have all single word instructions. A 14-bit wide program memory access bus fetches a 14-bit instruction in a single cycle. A two stage pipeline overlaps fetch and execution of instructions. Consequently, all instructions (35) execute in a single cycle (200 ns @ 20 MHz), except for program branches.

The PIC16C432 can directly or indirectly address its register files or data memory. All Special Function Registers, including the program counter are mapped in the data memory. The PIC16C432 device has an orthogonal (symmetrical) instruction set that makes it possible to carry out any operation on any register using any addressing mode. This symmetrical nature and lack of 'special optimal situations' make programming with the PIC16C432 simple, yet efficient. In addition, the learning curve is reduced significantly.

The PIC16C432 devices contain an 8-bit ALU and working register. The ALU is a general purpose arithmetic unit. It performs arithmetic and Boolean functions between data in the working register and any register file.

The ALU is 8-bits wide and capable of addition, subtraction, shift and logical operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature. In two-operand instructions, typically one operand is the working register (W register). The other operand is a file register, or an immediate constant. In single operand instructions, the operand is either the W register or a file register.

The W register is an 8-bit working register used for ALU operations. It is not an addressable register.

Depending on the instruction executed, the ALU may affect the values of the Carry (C), Digit Carry (DC), and Zero (Z) bits in the <u>STATUS</u> register. The C and DC bits operate as a Borrow and Digit Borrow out bit, respectively, bit in subtraction. See the SUBLW and SUBWF instructions for examples.

A simplified block diagram is shown in Figure 3-1, with a description of the device pins in Table 3-1.

FIGURE 3-1: BLOCK DIAGRAM




TABLE 3-1: PIC16C432 PINOUT DESCRIPTION

Name	DIP/ SSOP Pin #	I/O/P Type	Buffer Type	Description	
OSC1/CLKIN	17	I	ST/CMOS	Oscillator crystal input/external clock source input.	
OSC2/CLKOUT	16	0		Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode. In RC mode, OSC2 pin outputs CLKOUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate.	
MCLR/VPP	5	I/P	ST	Master clear (RESET) input/programming voltage input. This pin is an active low RESET to the device.	
				PORTA is a bi-directional I/O port.	
RA0/AN0	18	I/O	ST	Analog comparator input.	
BACT	19	0	_	Bus activity output.	
RA2/AN2/VREF	2	I/O	ST	Analog comparator input or VREF output.	
RA3/AN3	3	I/O	ST	Analog comparator input/output.	
RA4/T0CKI	4	I/O	ST	Can be selected to be the clock input to the Timer0 timer/counter or a comparator output. Output is open drain type.	
				PORTB is a bi-directional I/O port. PORTB can be software programmed for internal weak pull-up on all inputs.	
RB0/INT	7	I/O	TTL/ST ⁽¹⁾	RB0/INT can also be selected as an external interrupt pin.	
RB1	8	I/O	TTL		
RB2	9	I/O	TTL		
RB3	10	I/O	TTL		
RB4	11	I/O	TTL	Interrupt-on-change pin.	
RB5	12	I/O	TTL	Interrupt-on-change pin.	
RB6	13	I/O	TTL/ST ⁽²⁾	Interrupt-on-change pin. Serial programming clock.	
RB7	14	I/O	TTL/ST ⁽²⁾	Interrupt-on-change pin. Serial programming data.	
LIN bus	1	I/O	HV/OD	High Voltage Bi-directional Bus Interface.	
VBAT	20	Р	_	Battery Input Voltage.	
Vss	6, 19	Р	_	Ground reference for logic and I/O pins.	
VDD	15	Р	_	Positive supply for logic and I/O pins.	

Legend: O = Output I/O = Input/Output P = Power

— = Not used I = Input ST = Schmitt Trigger input

TTL= TTL input OD = Open Drain HV = High Voltage

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

3.1 Clocking Scheme/Instruction Cycle

The clock input (OSC1/CLKIN pin) is internally divided by four to generate four non-overlapping quadrature clocks, namely Q1, Q2, Q3 and Q4. Internally, the program counter (PC) is incremented every Q1; the instruction is fetched from the program memory and latched into the instruction register in Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow is shown in Figure 3-2.


3.2 <u>Instruction Flow/Pipelining</u>

An "Instruction Cycle" consists of four Q cycles (Q1, Q2, Q3 and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle, while decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (i.e., GOTO), then two cycles are required to complete the instruction (Example 3-1).


A fetch cycle begins with the program counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the "Instruction Register" (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3, and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).

FIGURE 3-2: CLOCK/INSTRUCTION CYCLE



EXAMPLE 3-1: INSTRUCTION PIPELINE FLOW




All instructions are single cycle, except for any program branches. These take two cycles since the fetch instruction is "flushed" from the pipeline, while the new instruction is being fetched and then executed.

4.0 MEMORY ORGANIZATION

4.1 Program Memory Organization

The PIC16C432 has a 13-bit program counter capable of addressing an 8K x 14 program memory space. Only the first $2K \times 14$ (0000h - 07FFh) are implemented for the PIC16C432. Accessing a location above these boundaries will cause a wrap-around within the first $2K \times 14$ space. The Reset Vector is at 0000h and the Interrupt Vector is at 0004h (Figure 4-1).

FIGURE 4-1: PROGRAM MEMORY MAP
AND STACK FOR THE
PIC16C432



4.2 <u>Data Memory Organization</u>

The data memory (Figure 4-2) is partitioned into two Banks, which contain the General Purpose Registers and the Special Function Registers. Bank 0 is selected when the RP0 bit is cleared. Bank 1 is selected when the RP0 bit (STATUS <5>) is set. The Special Function Registers are located in the first 32 locations of each Bank. Register locations 20-7Fh (Bank 0) and A0-BFh (Bank 1) are General Purpose Registers implemented as static RAM. Some special purpose registers are mapped in Bank 1. In the microcontroller, address space F0h-FFh (Bank 1) is mapped to 70-7Fh (Bank 0) as common RAM.

4.2.1 GENERAL PURPOSE REGISTER FILE

The register file is organized as 128 x 8 in the PIC16C432. Each is accessed either directly or indirectly through the File Select Register FSR (Section 4.4).

FIGURE 4-2: DATA MEMORY MAP FOR THE PIC16C432

	THE PIC	160432						
File Address	8		File Address					
00h	INDF ⁽¹⁾	INDF ⁽¹⁾	80h					
01h	TMR0	OPTION	81h					
02h	PCL	PCL	82h					
03h	STATUS	STATUS	83h					
04h	FSR	FSR	84h					
05h	PORTA	TRISA	85h					
06h	PORTB	TRISB	86h					
07h		_	87h					
08h			88h					
09h			89h					
0Ah	PCLATH	PCLATH	8Ah					
0Bh	INTCON	INTCON	- 8Bh					
0Ch	PIR1	PIE1	8Ch					
0Dh			8Dh					
0Eh		PCON	8Eh					
0Fh			8Fh					
10h		LININTF	90h					
11h			91h					
12h			92h					
13h			93h					
14h			94h					
15h			95h					
16h			96h					
17h			97h					
18h			98h					
19h			99h					
1Ah			9Ah					
1Bh			9Bh					
1Ch			9Ch					
1Dh			9Dh					
1Eh			9Eh					
1Fh	CMCON	VRCON	9Fh					
20h			A0h					
	General	General	7.011					
	Purpose Register	Purpose Register						
	rtogiotoi	rtogiotoi	BFh					
			C0h					
		A	F0h					
		Accesses 70h-7Fh						
7Fh		7011-7511	FFh					
1 111	Bank 0 Bank 1							
	plemented data	memory location	ns,					
	as '0'.	aistor						
Note 1: I	Note 1: Not a physical register.							

4.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers are registers used by the CPU and peripheral functions for controlling the desired operation of the device (Table 4-1). These registers are static RAM.

The special registers can be classified into two sets (core and peripheral). The Special Function Registers associated with the "core" functions are described in this section. Those related to the operation of the peripheral features are described in the section of that peripheral feature.

TABLE 4-1: SPECIAL REGISTERS FOR THE PIC16C432

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR Reset	Value on all other RESETS ⁽¹⁾
Bank 0											
00h	INDF	Addressin register)	g this locati	on uses co	ntents of FS	SR to addre	ss data mei	mory (not a p	hysical	xxxx xxxx	xxxx xxxx
01h	TMR0	Timer0 Mo	er0 Module's Register						xxxx xxxx	uuuu uuuu	
02h	PCL	Program (Counter's (F	PC) Least S	ignificant B	yte				0000 0000	0000 0000
03h	STATUS	IRP ⁽²⁾	RP1 ⁽²⁾	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
04h	FSR	Indirect da	ata memory	address po	ointer					xxxx xxxx	uuuu uuuu
05h	PORTA	_	_	_	RA4	RA3	RA2	LINRX	RA0	x 0000	u 0000
06h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx xxxx	uuuu uuuu
07h	Unimplemented		I.							_	_
08h	Unimplemented									_	
09h	Unimplemented									_	_
0Ah	PCLATH	_	_	_	Write buffe	er for upper	5 bits of pr	ogram counte	er	0 0000	0 0000
0Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	_	CMIF	-	_	_	_	_	_	-0	-0
0Dh-1Eh	Unimplemented									_	
1Fh	CMCON	C2OUT	C1OUT		_	CIS	CM2	CM1	CM0	00 0000	00 0000
Bank 1											
80h	INDF	Addressin register)	g this locati	on uses co	ntents of FS	R to addre	ss data mei	mory (not a p	hysical	xxxx xxxx	xxxx xxxx
81h	OPTION_REG	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
82h	PCL	Program (Counter's (F	PC) Least S	ignificant B	yte				0000 0000	0000 0000
83h	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
84h	FSR	Indirect da	ata memory	address po	ointer					xxxx xxxx	uuuu uuuu
85h	TRISA	_	_	_	TRISA4	TRISA3	TRISA2	TLINRX ⁽³⁾	TRISA0	1 1111	1 1111
86h	TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	1111 1111	1111 1111
87h	Unimplemented									_	_
88h	Unimplemented									_	_
89h	Unimplemented									_	_
8Ah	PCLATH	_	_	_	Write buffe	er for upper	5 bits of pr	ogram counte	er	0 0000	0 0000
8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
8Ch	PIE1	_	CMIE	_	_	_	_	_	_	-0	-0
8Dh	Unimplemented									_	_
8Eh	PCON	_	_	_	_	_	_	POR	BOD	0x	uq
8Fh-9Eh	Unimplemented									_	_
90h	LININTF	_	_	_	_	_	_	LINTX	LINVDD	111	111
3011											

 $\label{eq:Legend: Legend: Le$

Note 1: Other (non power-up) RESETS include MCLR Reset, Brown-out Reset and Watchdog Timer Reset during normal operation.

^{2:} IRP & RPI bits are reserved; always maintain these bits clear.

^{3:} TLINRX must set to '1' at all times.

4.2.2.1 STATUS Register

The STATUS register, shown in Register 4-1, contains the arithmetic status of the ALU, the RESET status and the bank select bits for data memory.

The STATUS register can be the destination for any instruction, like any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper-three bits and set the Z bit. This leaves the STATUS register as 000uu1uu (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect any STATUS bit. For other instructions, not affecting any STATUS bits, see the "Instruction Set Summary".

- Note 1: The IRP and RP1 bits (STATUS<7:6>) are not used by the PIC16C432 and should be programmed as '0'. Use of these bits as general purpose R/W bits is NOT recommended, since this may affect upward compatibility with future products.
 - 2: The C and DC bits operate as a Borrow and Digit Borrow out bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

REGISTER 4-1: STATUS REGISTER (ADDRESS 03h OR 83h)

Reserved	Reserved	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x
IRP	RP1	RP0	TO	PD	Z	DC	С
bit7							bit0

bit 7 IRP:

The IRP bit is reserved on the PIC16C432, always maintain this bit clear

bit 6-5 RP1:RP0: Register Bank Select bits (used for direct addressing)

11 = Bank 3 (180h - 1FFh)

10 = Bank 2 (100h - 17Fh)

01 = Bank 1 (80h - FFh)

00 = Bank 0 (00h - 7Fh)

Each bank is 128 bytes. The RP1 bit is reserved, always maintain this bit clear.

bit 4 **TO**: Time-out bit

1 = After power-up, CLRWDT instruction, or SLEEP instruction

0 = A WDT time-out occurred

bit 3 **PD**: Power-down bit

1 = After power-up or by the CLRWDT instruction

0 = By execution of the SLEEP instruction

bit 2 z: Zero bit

1 = The result of an arithmetic or logic operation is zero

0 = The result of an arithmetic or logic operation is not zero

bit 1 DC: Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)

(for borrow the polarity is reversed)

1 = A carry-out from the 4th low order bit of the result occurred

0 = No carry-out from the 4th low order bit of the result

bit 0 C: Carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)

1 = A carry-out from the most significant bit of the result occurred

0 = No carry-out from the most significant bit of the result occurred

Note: For borrow, the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high or low order bit of the source register.

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

4.2.2.2 OPTION Register

The OPTION register is a readable and writable register which contains various control bits to configure the TMR0/WDT prescaler, the external RB0/INT interrupt, TMR0 and the weak pull-ups on PORTB.

Note: To achieve a 1:1 prescaler assignment for TMR0, assign the prescaler to the WDT (PSA = 1).

REGISTER 4-2: OPTION REGISTER (ADDRESS 81h)

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0
bit7							bit0

bit 7 RBPU: PORTB Pull-up Enable bit

1 = PORTB pull-ups are disabled

0 = PORTB pull-ups are enabled by individual port latch values

bit 6 INTEDG: Interrupt Edge Select bit

1 = Interrupt on rising edge of RB0/INT pin 0 = Interrupt on falling edge of RB0/INT pin

bit 5 TOCS: TMR0 Clock Source Select bit

1 = Transition on RA4/T0CKI pin

0 = Internal instruction cycle clock (CLKOUT)

bit 4 T0SE: TMR0 Source Edge Select bit

1 = Increment on high-to-low transition on RA4/T0CKI pin

0 = Increment on low-to-high transition on RA4/T0CKI pin

bit 3 **PSA**: Prescaler Assignment bit

1 = Prescaler is assigned to the WDT

0 = Prescaler is assigned to the Timer0 module

bit 2-0 **PS<2:0>**: Prescaler Rate Select bits

Bit Value	TMR0 Rate	WDT Rate
000	1:2	1:1
001	1:4	1:2
010	1:8	1:4
011	1:16	1:8
100	1:32	1:16
101	1:64	1:32
110	1:128	1:64
111	1:256	1:128

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR reset	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

4.2.2.3 INTCON Register

The INTCON register is a readable and writable register which contains the various enable and flag bits for all interrupt sources, except the comparator module. See Section 4.2.2.4 and Section 4.2.2.5 for a description of the comparator enable and flag bits.

Note: Interrupt flag bits get set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>).

REGISTER 4-3: INTCON REGISTER (ADDRESS 0Bh OR 8Bh)

R/W-0	R/W-x						
GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF
bit7		•		•		•	bit0

bit 7 GIE: Global Interrupt Enable bit

1 = Enables all unmasked interrupts

0 = Disables all interrupts

bit 6 **PEIE**: Peripheral Interrupt Enable bit

1 = Enables all un-masked peripheral interrupts

0 = Disables all peripheral interrupts

bit 5 **T0IE**: TMR0 Overflow Interrupt Enable bit

1 = Enables the TMR0 interrupt

0 = Disables the TMR0 interrupt

bit 4 INTE: RB0/INT External Interrupt Enable bit

1 = Enables the RB0/INT external interrupt

0 = Disables the RB0/INT external interrupt

bit 3 RBIE: RB Port Change Interrupt Enable bit

1 = Enables the RB port change interrupt

0 = Disables the RB port change interrupt

bit 2 **T0IF**: TMR0 Overflow Interrupt Flag bit

1 = TMR0 register has overflowed (must be cleared in software)

0 = TMR0 register did not overflow

bit 1 INTF: RB0/INT External Interrupt Flag bit

1 = The RB0/INT external interrupt occurred (must be cleared in software)

0 = The RB0/INT external interrupt did not occur

bit 0 RBIF: RB Port Change Interrupt Flag bit

1 = When at least one of the RB<7:4> pins changed state (must be cleared in software)

0 = None of the RB<7:4> pins have changed state

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

4.2.2.4 PIE1 Register

This register contains the individual enable bit for the comparator interrupt.

REGISTER 4-4: PIE1 REGISTER (ADDRESS 8Ch)

U-0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0
_	CMIE	_	_	_	_	_	_
bit7							bit0

bit 7 **Unimplemented:** Read as '0'

bit 6 CMIE: Comparator Interrupt Flag bit

1 = Enables the Comparator interrupt

0 =Disables the Comparator interrupt

bit 5-0 **Unimplemented:** Read as '0'

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

- n = Value at POR reset '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

4.2.2.5 PIR1 Register

This register contains the individual flag bit for the comparator interrupt.

Note: Interrupt flag bits get set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 4-5: PIR1 REGISTER (ADDRESS 0Ch)

U-0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0
_	CMIF	_	_	_	_	_	_
bit7							bit0

bit 7 Unimplemented: Read as '0'

bit 6 **CMIF**: Comparator Interrupt Flag bit

1 = Comparator input has changed

0 =Comparator input has not changed

bit 5-0 Unimplemented: Read as '0'

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

4.2.2.6 PCON Register

The PCON register contains flag bits to differentiate between a Power-on Reset, an external $\overline{\text{MCLR}}$ Reset, WDT Reset or a Brown-out Reset.

Note: BOD is unknown on Power-on Reset. It must then be set by the user and checked on subsequent RESETS to see if BOD is cleared, indicating a brown-out has occurred. The BOD status bit is a "don't care" and is not necessarily predictable if the brown-out circuit is disabled (by programming BODEN bit in the configuration word).

REGISTER 4-6: PCON REGISTER (ADDRESS 8Eh))

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
_	_	_	_	_	_	POR	BOD
bit7							bit0

bit 7-2 Unimplemented: Read as '0'

POR: Power-on Reset Status bit

1 = No Power-on Reset occurred

0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)

bit 0 **BOD**: Brown-out Reset Status bit 1 = No Brown-out Reset occurred

0 = A Brown-out Reset occurred (must be set in software after a Brown-out Reset occurs)


Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

4.3 PCL and PCLATH

The program counter (PC) is 13-bits wide. The low byte comes from the PCL register, which is a readable and writable register. The high byte (PC<12:8>) is not directly readable or writable and comes from PCLATH. On any RESET, the PC is cleared. Figure 4-3 shows the two situations for the loading of the PC. The upper example in the figure shows how the PC is loaded on a write to PCL (PCLATH<4:0> \rightarrow PCH). The lower example in the figure shows how the PC is loaded during a CALL or GOTO instruction (PCLATH<4:3> \rightarrow PCH).

FIGURE 4-3: LOADING OF PC IN DIFFERENT SITUATIONS



4.3.1 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). When doing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256 byte block). Refer to the Application Note, "Implementing a Table Read" (AN556).

4.3.2 STACK

The PIC16C432 family has an 8 level deep x 13-bit wide hardware stack (Figure 4-1 and Figure 4-1). The stack space is not part of either program or data space and the stack pointer is not readable or writable. The PC is PUSHed onto the stack when a CALL instruction is executed or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a PUSH or POP operation.

The stack operates as a circular buffer. This means that after the stack has been PUSHed eight times, the ninth PUSH overwrites the value that was stored from the first PUSH. The tenth PUSH overwrites the second PUSH (and so on).

- Note 1: There are no STATUS bits to indicate stack overflow or stack underflow conditions.
 - 2: There are no instruction/mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, RETURN, RETLW and RETFIE instructions, or the vectoring to an interrupt address.

4.4 <u>Indirect Addressing, INDF and FSR</u> Registers

The INDF register is not a physical register. Addressing the INDF register will cause indirect addressing.

Indirect addressing is possible by using the INDF register. Any instruction using the INDF register actually accesses data pointed to by the File Select Register (FSR). Reading INDF itself indirectly will produce 00h. Writing to the INDF register indirectly results in a nooperation (although status bits may be affected). An effective 9-bit address is obtained by concatenating the 8-bit FSR register and the IRP bit (STATUS<7>), as shown in Figure 4-4. However, IRP is not used in the PIC16C432.

A simple program to clear RAM location 20h-2Fh using indirect addressing is shown in Example 4-1.

EXAMPLE 4-1: INDIRECT ADDRESSING

NEXT

movlw 0x20 ;initialize pointer
movwf FSR ;to RAM

NEXT clrf INDF ;clear INDF register
incf FSR ;inc pointer
btfss FSR,4 ;all done?


yes continue;

;no clear next

CONTINUE:

goto

FIGURE 4-4: DIRECT/INDIRECT ADDRESSING PIC16C432



5.0 I/O PORTS

The PIC16C432 parts have two ports, PORTA and PORTB. Some pins for these I/O ports are multiplexed with an alternate function for the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

5.1 PORTA and TRISA Registers


PORTA is a 5-bit wide latch. RA4 is a Schmitt Trigger input and an open drain output. Port RA4 is multiplexed with the T0CKI clock input. All other RA port pins have Schmitt Trigger input levels and full CMOS output drivers. All pins have data direction bits (TRIS registers), which can configure these pins as input or output.

A '1' in the TRISA register puts the corresponding output driver in a hi- impedance mode. A '0' in the TRISA register puts the contents of the output latch on the selected pin(s).

Reading the PORTA register reads the status of the pins, whereas writing to it will write to the port latch. All write operations are read-modify-write operations. So a write to a port implies that the port pins are first read, then this value is modified and written to the port data latch.

The PORTA pins are multiplexed with comparator and voltage reference functions. The operation of these pins are selected by control bits in the CMCON (Comparator Control Register) register and the VRCON (Voltage Reference Control Register) register. When selected as a comparator input, these pins will read as '0's.

FIGURE 5-1: BLOCK DIAGRAM OF RA0 PINS



Note: On RESET, the TRISA register is set to all inputs. The digital inputs are disabled and the comparator inputs are forced to ground, to reduce excess current consumption.

TRISA controls the direction of the RA pins, even when they are being used as comparator inputs. The user must make sure to keep the pins configured as inputs when using them as comparator inputs.

The RA2 pin will also function as the output for the voltage reference. When in this mode, the VREF pin is a very high impedance output. The user must configure TRISA<2> bit as an input and use high impedance loads.

In one of the comparator modes defined by the CMCON register, pins RA3 and RA4 become outputs of the comparators. The TRISA<4:3> bits must be cleared to enable outputs to use this function.

EXAMPLE 5-1: INITIALIZING PORTA

CLRF PORTA ; Initialize PORTA by setting ;output data latches MOVLW 0X07 ;Turn comparators off and MOVWE CMCON ;enable pins for I/O ;functions STATUS, RP0 ; Select Bank1 BSF ; Value used to initialize MOVLW 0x1F ;data direction MOVWF TRISA ;Set RA<4:0> as inputs ;TRISA<7:5> are always ;read as '0'.

FIGURE 5-2: BLOCK DIAGRAM OF RA2 PIN




FIGURE 5-3: BLOCK DIAGRAM OF RA3 PIN




FIGURE 5-4: BLOCK DIAGRAM OF RA4 PIN




TABLE 5-1: PORTA FUNCTIONS

Name	Bit #	Buffer Type	Function
RA0/AN0	bit0	ST	Input/output or comparator input.
LINRX	bit1	ST	LIN bus Receive pin.
RA2/AN2/VREF	bit2	ST	Input/output or comparator input or VREF output.
RA3/AN3	bit3	ST	Input/output or comparator input/output.
RA4/T0CKI	bit4	ST	Input/output or external clock input for TMR0 or comparator output. Output is open drain type.

Legend: ST = Schmitt Trigger input

TABLE 5-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR	Value on All Other RESETS
05h	PORTA	_	_	_	RA4	RA3	RA2	LINRX	RA0	x 0000	u 0000
85h	TRISA	_	_	_	TRISA4	TRISA3	TRISA2	TLINRX ⁽²⁾	TRISA0	1 1111	1 1111
1Fh	CMCON	C2OUT	C1OUT	_	_	CIS	CM2	CM1	CM0	00 0000	00 0000
9Fh	VRCON	VREN	VROE	VRR	_	VR3	VR2	VR1	VR0	000- 0000	000- 0000

Legend: — = Unimplemented locations, read as '0', x = unknown, u = unchanged

Note 1: Shaded bits are not used by PORTA.

5.2 PORTB and TRISB Registers


PORTB is an 8-bit wide, bi-directional port. The corresponding data direction register is TRISB. A '1' in the TRISB register puts the corresponding output driver in a high impedance mode. A '0' in the TRISB register puts the contents of the output latch on the selected pin(s).

Reading PORTB register reads the status of the pins, whereas writing to it will write to the port latch. All write operations are read-modify-write operations. So a write to a port implies that the port pins are first read, then this value is modified and written to the port data latch.

Each of the PORTB pins has a weak internal pull-up (\$\approx200 \mu A\$ typical). A single control bit can turn on all the pull-ups. This is done by clearing the \$\overline{RBPU}\$ (OPTION<7>) bit. The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on Power-on Reset.

Four of PORTB's pins, RB<7:4>, have an interrupt-onchange feature. Only pins configured as inputs can cause this interrupt to occur (i.e., any RB<7:4> pin configured as an output is excluded from the interrupt-onchange comparison). The input pins of RB<7:4> are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB<7:4> are OR'ed together to generate the RBIF interrupt (flag latched in INTCON<0>).

FIGURE 5-5: BLOCK DIAGRAM OF RB<7:4> PINS



This interrupt can wake the device from SLEEP. The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of PORTB. This will end the mismatch condition.
- b) Clear flag bit RBIF.

A mismatch condition will continue to set flag bit RBIF. Reading PORTB will end the mismatch condition and allow flag bit RBIF to be cleared.

This interrupt-on-mismatch feature, together with software configurable pull-ups on these four pins, allow easy interface to a key pad and make it possible for wake-up on key depression. (See AN552, "Implementing Wake-up on Key Strokes".)

Note: If a change on the I/O pin should occur when the read operation is being executed (start of the Q2 cycle), then the RBIF interrupt flag may not get set.

The interrupt-on-change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt-on-change feature. Polling of PORTB is not recommended while using the interrupt-on-change feature.

FIGURE 5-6: BLOCK DIAGRAM OF RB<3:0> PINS




TABLE 5-3: PORTB FUNCTIONS

Name	Bit #	Buffer Type	Function
RB0/INT	bit0	TTL/ST ⁽¹⁾	Input/output or external interrupt input. Internal software programmable weak pull-up.
RB1	bit1	TTL	Input/output pin. Internal software programmable weak pull-up.
RB2	bit2	TTL	Input/output pin. Internal software programmable weak pull-up.
RB3	bit3	TTL	Input/output pin. Internal software programmable weak pull-up.
RB4	bit4	TTL	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up.
RB5	bit5	TTL	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up.
RB6	bit6	TTL/ST ⁽²⁾	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up. Serial programming clock pin.
RB7	bit7	TTL/ST ⁽²⁾	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up. Serial programming data pin.

Legend: ST = Schmitt Trigger, TTL = TTL input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

TABLE 5-4: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR	Value on All Other RESETS
06h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx xxxx	uuuu uuuu
86h	TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	1111 1111	1111 1111
81h	OPTION	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111

Legend: u = unchanged, x = unknown

Note: Shaded bits are not used by PORTB.

5.3 <u>I/O Programming Considerations</u>

5.3.1 BI-DIRECTIONAL I/O PORTS

Any instruction which writes, operates internally as a read followed by a write operation. The BCF and BSF instructions, for example, read the register into the CPU, execute the bit operation and write the result back to the register. Caution must be used when these instructions are applied to a port with both inputs and outputs defined. For example, a BSF operation on bit5 of PORTB will cause all eight bits of PORTB to be read into the CPU. Then the BSF operation takes place on bit5 and PORTB is written to the output latches. If another bit of PORTB is used as a bidirectional I/O pin (i.e., bit0) and it is defined as an input at this time, the input signal present on the pin itself would be read into the CPU and re-written to the data latch of this particular pin, overwriting the previous content. As long as the pin stays in the input mode, no problem occurs. However, if bit0 is switched into output mode later on, the content of the data latch may now be unknown.

Reading the port register, reads the values of the port pins. Writing to the port register writes the value to the port latch. When using read-modify-write instructions (i.e., BCF, BSF, etc.) on a port, the value of the port pins is read, the desired operation is done to this value, and this value is then written to the port latch.

Example 5-2 shows the effect of two sequential readmodify-write instructions (i.e., ${\tt BCF},\ {\tt BSF},\ {\tt etc.})$ on an I/O port

A pin actively outputting a Low or High should not be driven from external devices at the same time, in order to change the level on this pin ("wired-or", "wired-and"). The resulting high output currents may damage the chip.


EXAMPLE 5-2: READ-MODIFY-WRITE INSTRUCTIONS ON AN I/O PORT

```
; Initial PORT settings: PORTB<7:4> Inputs
                           PORTB<3:0> Outputs
; PORTB<7:6> have external pull-up and are not
; connected to other circuitry
                           PORT latch PORT pins
    BCF PORTB, 7
                         ; 01pp pppp
                                      11pp pppp
    BCF PORTB, 6
                         ; 10pp pppp
                                      11pp pppp
    BSF STATUS.RPO
    BCF TRISB, 7
                         ; 10pp pppp
                                      11pp pppp
    BCF TRISB, 6
                         ; 10pp pppp
                                      10pp pppp
; Note that the user may have expected the pin
; values to be 00pp pppp. The 2nd BCF caused
; RB7 to be latched as the pin value (High).
```

5.3.2 SUCCESSIVE OPERATIONS ON I/O PORTS

The actual write to an I/O port happens at the end of an instruction cycle, whereas for reading, the data must be valid at the beginning of the instruction cycle (Figure 5-7). Therefore, care must be exercised if a write followed by a read operation is carried out on the same I/O port. The sequence of instructions should allow the pin voltage to stabilize (load dependent) before the next instruction causes that file to be read into the CPU. Otherwise, the previous state of that pin may be read into the CPU, rather than the new state. When in doubt, it is better to separate these instructions with a NOP, or another instruction not accessing this I/O port.





6.0 LIN bus TRANSCEIVER

The PIC16C432 has an integrated LIN bus transceiver, which allows the microcontroller to communicate via a LIN bus. The LIN bus protocol is handled by the microcontroller. The conversion from 5V signal to LIN bus signals is handled by the transceiver

6.1 The LIN bus Protocol

The LIN bus protocol is not described within this document. For further information regarding the LIN bus protocol, please refer to www.lin-subbus.de.

6.2 LIN bus Interfacing

The LIN bus will be transmitted by toggling the LINTX bit in the LININTF register. Data transmitted on the LIN bus is read by checking the LINRX bit in the PORTA register.

For a LIN bus Slave software implementation, please refer to AN729.

6.3 LIN bus Hardware Interface

Figure 6-1shows how to implement a hardware LIN bus interface for the PIC16C432.

An external 45V zener diode between VBB and ground, with a 500Ω resistor in series with the battery supply and the VBB pin, protects the PIC16C432 from power transients.

An external reverse battery blocking diode is used to provide polarity protection.

6.4 Thermal Shut-down

In thermal shut-down, the LIN bus output is disabled instantaneously. The output transistor is turned off, regardless of the input level at pin LINTX bit and only a limited current can flow into the receiver connected to the LIN bus pin.

Note: TLINRX must be set to '1' at all times.

6.5 Wake-up from SLEEP upon Bus Activity


The PIC16C432 can wake-up from SLEEP upon bus activity in two ways:

- 1. With the use of the comparators.
- 2. Connect BACT to RB0.

In case the comparators are used to wake-up the device upon bus activity, a reference to the LIN bus signal has to be supplied. This is usually VDD/2. The reference can either be an external reference or the internal voltage reference. Once the device is in SLEEP mode, the comparator interrupt will wake-up the device.

The BACT signal is a mirror of the LIN bus. This signal can be routed to RB0/INT pin. The RB0/INT interrupt wakes up the device from SLEEP.





PIC16C432

NOTES:

7.0 TIMERO MODULE

The Timer0 module timer/counter has the following features:

- · 8-bit timer/counter
- · Readable and writable
- · 8-bit software programmable prescaler
- · Internal or external clock select
- Interrupt on overflow from FFh to 00h
- · Edge select for external clock

Figure 7-1 is a simplified block diagram of the Timer0 module.

Timer mode is selected by clearing the T0CS bit (OPTION<5>). In Timer mode, the TMR0 will increment every instruction cycle (without prescaler). If Timer0 is written, the increment is inhibited for the following two cycles (Figure 7-2 and Figure 7-3). The user can work around this by writing an adjusted value to TMR0.

Counter mode is selected by setting the ToCS bit. In this mode, Timer0 will increment either on every rising or falling edge of pin RA4/ToCKI. The incrementing edge is determined by the source edge (ToSE) control

bit (OPTION<4>). Clearing the T0SE bit selects the rising edge. Restrictions on the external clock input are discussed in detail in Section 7.2.

The prescaler is shared between the Timer0 module and the Watchdog Timer. The prescaler assignment is controlled in software by the control bit PSA (OPTION<3>). Clearing the PSA bit will assign the prescaler to Timer0. The prescaler is not readable or writable. When the prescaler is assigned to the Timer0 module, prescale values of 1:2, 1:4, ..., 1:256 are selectable. Section 7.3 details the operation of the prescaler.

7.1 <u>Timer0 Interrupt</u>

Timer0 interrupt is generated when the TMR0 register timer/counter overflows from FFh to 00h. This overflow sets the T0IF bit. The interrupt can be masked by clearing the T0IE bit (INTCON<5>). The T0IF bit (INTCON<2>) must be cleared in software by the Timer0 module Interrupt Service Routine, before reenabling this interrupt. The Timer0 interrupt cannot wake the processor from SLEEP, since the timer is shut-off during SLEEP. See Figure 7-4 for Timer0 interrupt timing.

FIGURE 7-1: TIMERO BLOCK DIAGRAM




FIGURE 7-2: TIMER0 (TMR0) TIMING: INTERNAL CLOCK/NO PRESCALER




FIGURE 7-3: TIMERO TIMING: INTERNAL CLOCK/PRESCALE 1:2





FIGURE 7-4: TIMERO INTERRUPT TIMING



7.2 <u>Using Timer0 with External Clock</u>

When an external clock input is used for Timer0, it must meet certain requirements. The external clock requirement is due to internal phase clock (Tosc) synchronization. Also, there is a delay in the actual incrementing of Timer0 after synchronization.

7.2.1 EXTERNAL CLOCK SYNCHRONIZATION


When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of T0CKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks (Figure 7-5). Therefore, it is necessary for T0CKI to be high for at least 2Tosc (and a small RC delay of 20 ns) and low for at least 2Tosc (and a small RC delay of 20 ns). Refer to the electrical specification of the desired device.

When a prescaler is used, the external clock input is divided by the asynchronous ripple-counter type prescaler, so that the prescaler output is symmetrical. For the external clock to meet the sampling requirement, the ripple-counter must be taken into account. Therefore, it is necessary for TOCKI to have a period of at least 4Tosc (and a small RC delay of 40 ns), divided by the prescaler value. The only requirement on TOCKI high and low time is that they do not violate the minimum pulse width requirement of 10 ns. Refer to parameters 40, 41 and 42 in the electrical specification of the desired device.

7.2.2 TIMERO INCREMENT DELAY

Since the prescaler output is synchronized with the internal clocks, there is a small delay from the time the external clock edge occurs to the time the TMR0 is actually incremented. Figure 7-5 shows the delay from the external clock edge to the timer incrementing.

FIGURE 7-5: TIMERO TIMING WITH EXTERNAL CLOCK



- Note 1: Delay from clock input change to Timer0 increment is 3Tosc to 7Tosc (Duration of Q = Tosc).

 Therefore, the error in measuring the interval between two edges on Timer0 input = ±4Tosc max.
 - 2: External clock if no prescaler selected, prescaler output otherwise.
 - 3: The arrows indicate the points in time where sampling occurs.


7.3 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module, or as a postscaler for the Watchdog Timer, respectively (Figure 7-6). For simplicity, this counter is being referred to as "prescaler" throughout this data sheet. Note that there is only one prescaler available, which is mutually exclusive between the Timer0 module and the Watchdog Timer. Thus, a prescaler assignment for the Timer0 module means that there is no prescaler for the Watchdog Timer and vice-versa.

The PSA and PS<2:0> bits (OPTION<3:0>) determine the prescaler assignment and prescale ratio.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (i.e., CLRF 1, MOVWF 1, BSF 1, x....etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the Watchdog Timer. The prescaler is not readable or writable.

FIGURE 7-6: BLOCK DIAGRAM OF THE TIMERO/WDT PRESCALER



7.3.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control (i.e., it can be changed "on-the-fly" during program execution). To avoid an unintended device RESET, the following instruction sequence (Example 7-1) must be executed when changing the prescaler assignment from Timer0 to WDT.

EXAMPLE 7-1: CHANGING PRESCALER (TIMER0→WDT)

1.BCF STATUS, RPO ; Skip if already in ; Bank 0 ;Clear WDT 2.CLRWDT 3.CLRF TMR0 ;Clear TMR0 & Prescaler 4.BSF STATUS, RPO ; Bank 1 5.MOVLW '00101111'b ; These 3 lines (5, 6, 7) 6.MOVWF OPTION ; are required only if ; desired PS<2:0> are 7.CLRWDT ; 000 or 001 8.MOVLW '00101xxx'b ;Set Postscaler to 9.MOVWF OPTION ; desired WDT rate STATUS, RPO ; Return to Bank 0 10.BCF

To change prescaler from the WDT to the TMR0 module, use the sequence shown in Example 7-2. This precaution must be taken, even if the WDT is disabled.

EXAMPLE 7-2: CHANGING PRESCALER (WDT→TIMER0)

CLRWDT ;Clear WDT and ;prescaler

BSF STATUS, RPO

MOVLW b'xxxx0xxx' ;Select TMR0, new ;prescale value and

;clock source

MOVWF OPTION_REG BCF STATUS, RP0

TABLE 7-1: REGISTERS ASSOCIATED WITH TIMERO

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR	Value on All Other RESETS
01h	TMR0	Timer0 ı	ïmer0 module register								uuuu uuuu
0Bh/8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
81h	OPTION	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
85h	TRISA	_	_	_	TRISA4	TRISA3	TRISA2	TLINRX ⁽²⁾	TRISA0	1 1111	1 1111

Legend: — = Unimplemented locations, read as '0', x = unknown, u = unchanged

Note 1: Shaded bits are not used by TMR0 module.

2: TLINRX must be set to '1' at all times.

PIC16C432

NOTES:

8.0 COMPARATOR MODULE

The comparator module contains two analog comparators. The inputs to the comparators are multiplexed with the RA0 through RA3 pins. The on-chip voltage reference (Section 9.0) can also be an input to the comparators.

The CMCON register, shown in Register 8-1, controls the comparator input and output multiplexers. A block diagram of the comparator is shown in Figure 8-1.

REGISTER 8-1: CMCON REGISTER (ADDRESS 1Fh))

R-0	R-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
C2OUT	C1OUT	_	-	CIS	CM2	CM1	CM0
bit7							bit0

bit 7 C2OUT: Comparator 2 Output

1 = C2 VIN+ > C2 VIN-

0 = C2 VIN+ < C2 VIN-

bit 6 C10UT: Comparator 1 Output

1 = C1 Vin+ > C1 Vin-

0 = C1 VIN+ < C1 VIN-

bit 5-4 Unimplemented: Read as '0'

bit 3 CIS: Comparator Input Switch

When CM < 2:0 > = 001:

1 = C1 VIN- connects to RA3

0 = C1 VIN- connects to RA0

When CM < 2:0 > = 010:

1 = C1 VIN- connects to RA3

C2 VIN- connects to RA2

0 = C1 VIN- connects to RA0

C2 VIN- connects to LINRX

bit 2-0 CM<2:0>: Comparator Mode

(See Figure 8-1)

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'


8.1 Comparator Configuration

There are eight modes of operation for the comparators. The CMCON register is used to select the mode. Figure 8-1 shows the eight possible modes. The TRISA register controls the data direction of the comparator pins for each mode. If the Comparator

mode is changed, the comparator output level may not be valid for the specified mode change delay shown in Table 13-1.

Note: Comparator interrupts should be disabled during a Comparator mode change, otherwise a false interrupt may occur.

FIGURE 8-1: COMPARATOR I/O OPERATING MODES



The code example in Example 8-1 depicts the steps required to configure the comparator module. RA3 and RA4 are configured as digital output. RA0 and RA1 are configured as the V- inputs and RA2 as the V+ input to both comparators.

EXAMPLE 8-1: INITIALIZING COMPARATOR MODULE

FLAG_REG	EQU	0X20
CLRF	FLAG_REG	;Init flag register
CLRF	PORTA	;Init PORTA
MOVF	CMCON,W	;Move comparator contents to W
ANDLW	0xC0	;Mask comparator bits
IORWF	FLAG_REG,F	;Store bits in flag register
MOVLW	0x03	;Init comparator mode
MOVWF	CMCON	;CM<2:0> = 011
BSF	STATUS, RPO	;Select Bankl
MOVLW	0×07	;Initialize data direction
MOVWF	TRISA	;Set RA<2:0> as inputs
		;RA<4:3> as outputs
		;TRISA<7:5> always read '0'
BCF	STATUS, RPO	;Select Bank 0
CALL	DELAY 10	;10µs delay
MOVF	CMCON,F	; Read CMCON to end change condition
BCF	PIR1,CMIF	;Clear pending interrupts
BSF	STATUS, RPO	;Select Bank 1
BSF	PIE1,CMIE	;Enable comparator interrupts
BCF	STATUS, RPO	;Select Bank 0
BSF	INTCON, PEIE	;Enable peripheral interrupts
BSF	INTCON, GIE	;Global interrupt enable


8.2 Comparator Operation

A single comparator is shown in Figure 8-2, along with the relationship between the analog input levels and the digital output. When the analog input at VIN+ is less than the analog input VIN-, the output of the comparator is a digital low level. When the analog input at VIN+ is greater than the analog input VIN-, the output of the comparator is a digital high level. The shaded areas of the output of the comparator in Figure 8-2 represent the uncertainty due to input offsets and response time.

8.3 Comparator Reference

An external or internal reference signal may be used, depending on the comparator operating mode. The analog signal that is present at VIN— is compared to the signal at VIN+, and the digital output of the comparator is adjusted accordingly (Figure 8-2).

FIGURE 8-2: SINGLE COMPARATOR



8.3.1 EXTERNAL REFERENCE SIGNAL

When external voltage references are used, the comparator module can be configured to have the comparators operate from the same, or different reference sources. However, threshold detector applications may require the same reference. The reference signal must be between Vss and VDD and can be applied to either pin of the comparator(s).

8.3.2 INTERNAL REFERENCE SIGNAL

The comparator module also allows the selection of an internally generated voltage reference for the comparators. Section 13, Instruction Sets, contains a detailed description of the Voltage Reference Module that provides this signal. The internal reference signal is used when the comparators are in mode CM<2:0>=010 (Figure 8-1). In this mode, the internal voltage reference is applied to the VIN+ pin of both comparators.

8.4 **Comparator Response Time**

Response time is the minimum time, after selecting a new reference voltage or input source, before the comparator output has a valid level. If the internal reference is changed, the maximum delay of the internal voltage reference must be considered when using the comparator outputs, otherwise the maximum delay of the comparators should be used (Table 13-1).

8.5 **Comparator Outputs**

The comparator outputs are read through the CMCON register. These bits are read only. The comparator outputs may also be directly output to the RA3 and RA4 I/O pins. When the CM<2:0> = 110, multiplexors in the output path of the RA3 and RA4 pins will switch and the output of each pin will be the unsynchronized output of the comparator. The uncertainty of each of the comparators is related to the input offset voltage and the response time given in the specifications. Figure 8-3 shows the comparator output block diagram.

The TRISA bits will still function as an output enable/ disable for the RA3 and RA4 pins while in this mode.

- Note 1: When reading the PORT register, all pins configured as analog inputs will read as a '0'. Pins configured as digital inputs will convert an analog input according to the Schmitt Trigger input specification.
 - 2: Analog levels on any pin that is defined as a digital input may cause the input buffer to consume more current than is specified.




FIGURE 8-3: COMPARATOR OUTPUT BLOCK DIAGRAM

8.6 Comparator Interrupts

The comparator interrupt flag is set whenever there is a change in the output value of either comparator. Software will need to maintain information about the status of the output bits, as read from CMCON<7:6>, to determine the actual change that has occurred. The CMIF bit, PIR1<6>, is the comparator interrupt flag. The CMIF bit must be reset by clearing '0'. Since it is also possible to write a '1' to this register, a simulated interrupt may be initiated.

The CMIE bit (PIE1<6>) and the PEIE bit (INTCON<6>) must be set to enable the interrupt. In addition, the GIE bit must also be set. If any of these bits are clear, the interrupt is not enabled, though the CMIF bit will still be set if an interrupt condition occurs.

Note: If a change in the CMCON register (C1OUT or C2OUT) should occur when a read operation is being executed (start of the Q2 cycle), then the CMIF (PIR1<6>) interrupt flag may not get set.

The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of CMCON. This will end the mismatch condition.
- b) Clear flag bit CMIF.

A mismatch condition will continue to set flag bit CMIF. Reading CMCON will end the mismatch condition, and allow flag bit CMIF to be cleared.

8.7 Comparator Operation During SLEEP

When a comparator is active and the device is placed in SLEEP mode, the comparator remains active and the interrupt is functional if enabled. This interrupt will wake-up the device from SLEEP mode when enabled. While the comparator is powered up, higher sleep currents than shown in the power-down current specification will occur. Each comparator that is operational will consume additional current as shown in the comparator specifications. To minimize power consumption while in SLEEP mode, turn off the comparators, CM<2:0>=111, before entering SLEEP. If the device wakes up from SLEEP, the contents of the CMCON register are not affected.

8.8 Effects of a RESET

A device RESET forces the CMCON register to its RESET state. This forces the comparator module to be in the Comparator RESET mode, CM<2:0> = 000. This ensures that all potential inputs are analog inputs. Device current is minimized when analog inputs are present at RESET time. The comparators will be powered down during the RESET interval.

8.9 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 8-4. Since the analog pins are connected to a digital output, they have reverse biased diodes to VDD and Vss. The analog input therefore, must be between Vss and VDD. If the input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up may occur. A maximum source impedance of 10 k $\!\Omega$ is recommended for the analog sources. Any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current.

FIGURE 8-4: ANALOG INPUT MODEL




TABLE 8-1: REGISTERS ASSOCIATED WITH COMPARATOR MODULE

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR	Value on All Other RESETS
1Fh	CMCON	C2OUT	C1OUT	_	_	CIS	CM2	CM1	CM0	00 0000	00 0000
9Fh	VRCON	VREN	VROE	VRR	_	VR3	VR2	VR1	VR0	000- 0000	000- 0000
0Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	_	CMIF	_	_	_	_	_	_	-0	-0
8Ch	PIE1	_	CMIE	_	_	_	_	_	_	-0	-0
85h	TRISA	_	_	_	TRISA4	TRISA3	TRISA2	TLINRX ⁽¹⁾	TRISA0	1 1111	1 1111

Legend: — = Unimplemented, read as "0", x = unknown, u = unchanged

Note 1: TLINRX must be set to '1' at all times.

9.0 VOLTAGE REFERENCE MODULE

The Voltage Reference is a 16-tap resistor ladder network that provides a selectable voltage reference. The resistor ladder is segmented to provide two ranges of VREF values and has a power-down function to conserve power when the reference is not being used. The VRCON register controls the operation of the reference as shown in Register 9-1. The block diagram is given in Figure 9-1.

9.1 Configuring the Voltage Reference

The Voltage Reference can output 16 distinct voltage levels for each range.

The equations used to calculate the output of the Voltage Reference are as follows:

if VRR = 1: VREF = (VR < 3:0 > /24) x VDD

if VRR = 0: VREF = (VDD x 1/4) + (VR < 3:0 > /32) x VDD

The setting time of the Voltage Reference must be considered when changing the VREF output (Table 13-1). Example 9-1 shows an example of how to configure the Voltage Reference for an output voltage of 1.25V with VDD = 5.0V.

REGISTER 9-1: VRCON REGISTER (ADDRESS 9Fh)

R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	
VREN	VROE	VrR	_	VR3	VR2	VR1	VR0	
bit7							bit0	

bit 7 **VREN:** VREF Enable

1 = VREF circuit powered on

0 = VREF circuit powered down, no IDD drain

bit 6 VROE: VREF Output Enable

1 = VREF is output on RA2 pin

0 = VREF is disconnected from RA2 pin

bit 5 VRR: VREF Range Selection

1 = Low Range 0 = High Range

bit 4 **Unimplemented:** Read as '0'

bit 3-0 VR<3:0>: VREF Value Selection $0 \le VR$ [3:0] ≤ 15

when VRR = 1: VREF = (VR < 3:0 > /24) * VDD


when VRR = 0: VREF = 1/4 * VDD + (VR<3:0>/32) * VDD

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

- n = Value at POR reset '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

FIGURE 9-1: VOLTAGE REFERENCE BLOCK DIAGRAM



EXAMPLE 9-1: VOLTAGE REFERENCE CONFIGURATION

MOVLW	0x02	;	4 Inputs Muxed
MOVWF	CMCON	;	to 2 comps.
BSF	STATUS, RP0	;	go to Bank 1
MOVLW	0x07	;	RA3-RA0 are
MOVWF	TRISA	;	outputs
MOVLW	0xA6	;	enable VREF
MOVWF	VRCON	;	low range
		;	set VR<3:0>=6
BCF	STATUS, RPO	;	go to Bank 0
CALL	DELAY10	;	10μs delay

9.2 <u>Voltage Reference Accuracy/Error</u>

The full range of VSs to VDD cannot be realized due to the construction of the module. The transistors on the top and bottom of the resistor ladder network (Figure 9-1) keep VREF from approaching VSs or VDD. The Voltage Reference is VDD derived and therefore, the VREF output changes with fluctuations in VDD. The absolute accuracy of the Voltage Reference can be found in Table 13-2.

9.3 Operation During SLEEP

When the device wakes up from SLEEP through an interrupt or a Watchdog Timer time-out, the contents of the VRCON register are not affected. To minimize current consumption in SLEEP mode, the Voltage Reference should be disabled.

9.4 Effects of a RESET

A device RESET disables the Voltage Reference by clearing bit VREN (VRCON<7>). This RESET also disconnects the reference from the RA2 pin by clearing bit VROE (VRCON<6>) and selects the high voltage range by clearing bit VRR (VRCON<5>). The VREF value select bits, VRCON<3:0>, are also cleared.

9.5 Connection Considerations

The Voltage Reference Module operates independently of the comparator module. The output of the reference generator may be connected to the RA2 pin if the TRISA<2> bit is set and the VROE bit, VRCON<6>, is set. Enabling the Voltage Reference output onto the RA2 pin, with an input signal present, will increase current consumption. Connecting RA2 as a digital output with VREF enabled will also increase current consumption.

The RA2 pin can be used as a simple D/A output with limited drive capability. Due to the limited drive capability, a buffer must be used in conjunction with the Voltage Reference output for external connections to VREF. Figure 9-2 shows an example buffering technique.






TABLE 9-1: REGISTERS ASSOCIATED WITH VOLTAGE REFERENCE

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value On POR/BOD	Value On All Other RESETS
9Fh	VRCON	VREN	VROE	VRR	_	VR3	VR2	VR1	VR0	000- 0000	000- 0000
1Fh	CMCON	C2OUT	C1OUT	_	_	CIS	CM2	CM1	CM0	00 0000	00 0000
85h	TRISA	_	_	_	TRISA4	TRISA3	TRISA2	TLINRX ⁽¹⁾	TRISA0	1 1111	1 1111

Legend: — = Unimplemented, read as "0"

Note 1: TLINRX must be set to '1' at all times.

10.0 SPECIAL FEATURES OF THE CPU

Special circuits to deal with the needs of real time applications are what sets a microcontroller apart from other processors. The PIC16C432 device has a host of such features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection.

These are:

- 1. OSC Selection
- RESET
 Power-on Reset (POR)
 Power-up Timer (PWRT)
 Oscillator Start-Up Timer (OST)
 Brown-out Reset (BOD)
- 3. Interrupts
- 4. Watchdog Timer (WDT)
- 5. SLEEP
- 6. Code Protection
- 7. ID Locations
- 8. In-circuit Serial Programming

The PIC16C432 has a Watchdog Timer which is controlled by configuration bits. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in RESET until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay of 72 ms (nominal) on power-up only, and is designed to keep the part in RESET while the power supply stabilizes. There is also circuitry to reset the device if a brown-out occurs, which provides at least a 72 ms RESET. With these three functions on-chip, most applications need no external RESET circuitry.

The SLEEP mode is designed to offer a very low current power-down mode. The user can wake-up from SLEEP through external RESET, Watchdog Timer wake-up, or through an interrupt. Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost, while the LP crystal option saves power. A set of configuration bits are used to select various options.

10.1 Configuration Bits

The configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These bits are mapped in program memory location 2007h.

The user will note that address 2007h is beyond the user program memory space. In fact, it belongs to the special test/configuration memory space (2000h-3FFfh), which can be accessed only during programming.

FIGURE 10-1: CONFIGURATION WORD

CP1	CD	n(2)	CP1	CP0 ⁽²⁾	CD4	CP0 ⁽²⁾		BODEN ⁽¹⁾	CD4	CD0(2)	DWDTE(1)	WDTE	E0004	FOSCO	CONIEIC	A -l -l
	CP	J\-/	CPT	CPU	CPT	CPU		BODEW.,	CPT	CPU	PWKIE	WDIE	FUSCI		CONFIG REGISTER	Address
bit13														bit0	REGISTER	. 200711
						otection										
5-			•			progran		•								
			_		,	ode prot		n off								
						protecte										
						protecte										
	00 = 0000h-07FFh code protected Code protection for 1K program memory															
			•			ode prot		•								
		10 =	Progra	am men	nory co	de prote	ectio	n on								
						protecte										
						protecte										
						K progr ode prot		memory								
			·		•	ode prot										
						ode prot										
						protecte										
bit 7		Unir	nplem	nented:	Read a	as '1'										
bit 6:		ВОГ	EN: E	3rown-o	ut Rese	et Enable	e bit	(1)								
		_		enabled												
				lisabled												
bit 3:						r Enable	bit (1)								
				disable												
				enable	-											
bit 2:				_		Enable I	bit									
				enabled disabled												
L:4						C-I		L:4-								
bit 1-			-	scillator		or Selec	tion	DITS								
				scillator												
		01 =	XT o	scillator												
		00 =	: LP os	scillator												
NI-4									D		(D)((DT)			l l.	- (L : L DWDTE	-
Note								ally enables ne Brown-oi				, regard	iess of t	ne value	of bit PWRTE	. ∟nsure
				•			•	iven the san				de prote	ection so	heme list	ed.	
		0			Panoi		g		, , , , ,			20 p. 010	2.1011 00			

10.2 <u>Oscillator Configurations</u>

10.2.1 OSCILLATOR TYPES

The PIC16C432 can be operated in four different oscillator options. The user can program two configuration bits (FOSC1 and FOSC0) to select one of these four modes:

LP Low Power CrystalXT Crystal/Resonator


HS High Speed Crystal/Resonator

RC Resistor/Capacitor

10.2.2 CRYSTAL OSCILLATOR/CERAMIC RESONATORS

In XT, LP or HS modes, a crystal or ceramic resonator is connected to the OSC1 and OSC2 pins to establish oscillation (Figure 10-2). The PIC16C432 oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications. When in XT, LP or HS modes, the device can have an external clock source to drive the OSC1 pin (Figure 10-3).

FIGURE 10-2: CRYSTAL OPERATION
(OR CERAMIC RESONATOR)
(HS, XT OR LP OSC
CONFIGURATION)



See Table 10-1 and Table 10-2 for recommended values of C1 and C2.

Note: A series resistor may be required for AT strip cut crystals.

FIGURE 10-3: EXTERNAL CLOCK INPUT OPERATION (HS, XT OR LP OSC CONFIGURATION)




TABLE 10-1: CERAMIC RESONATORS, PIC16C432

Ranges Tested:									
Mode	Freq	OSC1	OSC2						
XT	455 kHz 2.0 MHz	68 - 100 pF 15 - 68 pF	68 - 100 pF 15 - 68 pF						
	4.0 MHz	15 - 68 pF	15 - 68 pF						
HS	8.0 MHz 16.0 MHz	10 - 68 pF 10 - 22 pF	10 - 68 pF 10 - 22 pF						

These values are for design guidance only. See notes at bottom of page.

TABLE 10-2: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR, PIC16C432

Osc Type	Crystal Freq	Cap. Range C1	Cap. Range C2
LP	32 kHz	33 pF	33 pF
	200 kHz	15 pF	15 pF
XT	200 kHz	47-68 pF	47-68 pF
	1 MHz	15 pF	15 pF
	4 MHz	15 pF	15 pF
HS	4 MHz	15 pF	15 pF
	8 MHz	15-33 pF	15-33 pF
	20 MHz	15-33 pF	15-33 pF

These values are for design guidance only. See notes at bottom of page.

- **Note 1:** Recommended values of C1 and C2 are identical to the ranges tested table.
 - 2: Higher capacitance increases the stability of oscillator, but also increases the start-up time.
 - **3:** Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
 - **4:** Rs may be required in HS mode, as well as XT mode, to avoid overdriving crystals with low drive level specification.

10.2.3 EXTERNAL CRYSTAL OSCILLATOR CIRCUIT

Either a prepackaged oscillator can be used, or a simple oscillator circuit with TTL gates can be built. Prepackaged oscillators provide a wide operating range and better stability. A well designed crystal oscillator will provide good performance with TTL gates. Two types of crystal oscillator circuits can be used: one with series resonance, or one with parallel resonance.

Figure 10-4 shows implementation of a parallel resonant oscillator circuit. The circuit is designed to use the fundamental frequency of the crystal. The 74AS04 inverter performs the 180° phase shift that a parallel oscillator requires. The 4.7 k Ω resistor provides the negative feedback for stability. The 10 k Ω potentiometers bias the 74AS04 in the linear region. This could be used for external oscillator designs.

FIGURE 10-4: EXTERNAL PARALLEL RESONANT CRYSTAL OSCILLATOR CIRCUIT





Figure 10-5 shows a series resonant oscillator circuit. This circuit is also designed to use the fundamental frequency of the crystal. The inverter performs a 180° phase shift in a series resonant oscillator circuit. The 330 k Ω resistors provide the negative feedback to bias the inverters in their linear region.

FIGURE 10-5: EXTERNAL SERIES
RESONANT CRYSTAL
OSCILLATOR CIRCUIT



10.2.4 RC OSCILLATOR

For timing insensitive applications, the "RC" device option offers additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values, and the operating temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low CEXT values. The user also needs to take into account variation due to tolerance of external R and C components used. Figure 10-6 shows how the R/C combination is connected to the PIC16C432. For REXT values below 2.2 k Ω , the oscillator operation may become unstable, or stop completely. For very high REXT values (i.e., 1 M Ω), the oscillator becomes sensitive to noise, humidity and leakage. Thus, it is recommended to keep REXT between 3 k Ω and 100 k Ω .


Although the oscillator will operate with no external capacitor (CEXT = 0 pF), we recommend using values above 20 pF for noise and stability reasons. With no or small external capacitance, the oscillation frequency can vary dramatically due to changes in external capacitances, such as PCB trace capacitance, or package lead frame capacitance.

See Section 2.0 for RC frequency variation from part to part due to normal process variation. The variation is larger for larger R (since leakage current variation will affect RC frequency more for large R) and for smaller C (since variation of input capacitance will affect RC frequency more).

See Section 2.0 for variation of oscillator frequency due to VDD for given REXT/CEXT values, as well as frequency variation due to operating temperature for given R, C, and VDD values.

The oscillator frequency, divided by 4, is available on the OSC2/CLKOUT pin and can be used for test purposes, or to synchronize other logic (see Figure 3-2 for waveform).

FIGURE 10-6: RC OSCILLATOR MODE



10.3 **RESET**

The PIC16C432 differentiates between various kinds of RESET:

- a) Power-on Reset (POR)
- b) MCLR Reset during normal operation
- c) MCLR Reset during SLEEP
- d) WDT Reset (normal operation)
- e) WDT wake-up (SLEEP)
- f) Brown-out Reset (BOD)


Some registers are not affected in any RESET condition. Their status is unknown on POR and unchanged in any other RESET. Most other registers are RESET to a "RESET state" on Power-on reset, MCLR Reset,

WDT Reset and MCLR Reset during SLEEP. They are not affected by a WDT wake-up, since this is viewed as the resumption of normal operation. TO and PD bits are set or cleared differently in different RESET situations, as indicated in Table 10-4. These bits are used in software to determine the nature of the RESET. See Table 10-6 for a full description of RESET states of all registers.

A simplified block diagram of the On-chip Reset Circuit is shown in Figure 10-7.

The $\overline{\text{MCLR}}$ Reset path has a noise filter to detect and ignore small pulses. See Table 13-7 for pulse width specification.

FIGURE 10-7: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT



10.4 Power-on Reset (POR), Power-up Timer (PWRT), Oscillator Start-up Timer (OST) and Brown-out Reset (BOD)

10.4.1 POWER-ON RESET (POR)

The on-chip POR circuit holds the chip in RESET until VDD has reached a high enough level for proper operation. To take advantage of the POR, just tie the MCLR pin through a resistor to VDD. This will eliminate external RC components usually needed to create Power-on Reset. A maximum rise time for VDD is required. See electrical specifications for details.

The POR circuit does not produce an internal RESET when VDD declines.

When the device starts normal operation (exits the RESET condition), device operating parameters (voltage, frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the device must be held in RESET until the operating conditions are met.

For additional information, refer to Application Note AN607, "Power-up Trouble Shooting".

10.4.2 POWER-UP TIMER (PWRT)

The Power-up Timer provides a fixed 72 ms (nominal) time-out on power-up only, from POR or Brown-out Reset. The Power-up Timer operates on an internal RC oscillator. The chip is kept in RESET as long as PWRT is active. The PWRT delay allows the VDD to rise to an acceptable level. A configuration bit, PWRTE, can disable (if set), or enable (if cleared or programmed) the Power-up Timer. The Power-up Timer should always be enabled when Brown-out Reset is enabled.

The Power-Up time delay will vary from chip-to-chip and due to VDD, temperature and process variation. See DC parameters for details.

10.4.3 OSCILLATOR START-UP TIMER (OST)

The Oscillator Start-up Timer (OST) provides a 1024 oscillator cycle (from OSC1 input) delay after the PWRT delay is over. This ensures that the crystal oscillator or resonator has started and stabilized.

The OST time-out is invoked only for XT, LP and HS modes and only on Power-on Reset or wake-up from SLEEP.


10.4.4 BROWN-OUT RESET (BOD)

The PIC16C432 has an on-chip Brown-out Reset circuitry. A configuration bit, BOREN, can disable (if clear/programmed), or enable (if set) the Brown-out Reset circuitry. If VDD falls below 4.0V (refer to BVDD parameter D005) for greater than parameter (TBOR) in Table 13-7, the brown-out situation will reset the chip. A RESET won't occur if VDD falls below 4.0V for less than parameter (TBOR).

On any RESET (Power-on, Brown-out, Watchdog, etc.), the chip will remain in RESET until VDD rises above BVDD. The Power-up Timer will then be invoked and will keep the chip in RESET an additional 72 ms.

If VDD drops below BVDD while the Power-up Timer is running, the chip will go back into a Brown-out Reset and the Power-up Timer will be re-initialized. Once VDD rises above BVDD, the Power-up Timer will execute a 72 ms RESET. The Power-up Timer should always be enabled when Brown-out Reset is enabled. Figure 10-8 shows typical Brown-out situations.





10.4.5 TIME-OUT SEQUENCE

On power-up, the time-out sequence is as follows: First PWRT time-out is invoked after POR has expired, then OST is activated. The total time-out will vary based on oscillator configuration and PWRTE bit status. For example, in RC mode with PWRTE bit erased (PWRT disabled), there will be no time-out at all. Figure 10-9, Figure 10-9 and Figure 10-10 depict time-out sequences.

Since the time-outs occur from the POR pulse, if MCLR is kept low long enough, the time-outs will expire. Then bringing MCLR high will begin execution immediately (see Figure 10-9). This is useful for testing purposes or to synchronize more than one PICmicro® device operating in parallel.

Table 10-5 shows the RESET conditions for some special registers, while Table 10-6 shows the RESET conditions for all the registers.

10.4.6 POWER CONTROL (PCON)/STATUS REGISTER

The power control/status register, PCON (address 8Eh), has two bits.

Bit0 is \overline{BOR} (Brown-out). \overline{BOR} is unknown on Power-on Reset. It must then be set by the user and checked on subsequent RESETS to see if $\overline{BOR} = 0$, indicating that a brown-out has occurred. The \overline{BOR} status bit is a "don't care" and is not necessarily predictable if the brown-out circuit is disabled (by setting BODEN bit = 0 in the Configuration word).

Bit1 is POR (Power-on Reset). It is a '0' on Power-on Reset and unaffected otherwise. The user must write a '1' to this bit following a Power-on Reset. On a subsequent RESET, if POR is '0', it will indicate that a Power-on Reset must have occurred (VDD may have gone too low).

TABLE 10-3: TIME-OUT IN VARIOUS SITUATIONS

Oscillator Configuration	Powe	er-up	Brown-out Reset	Wake-up from SLEEP	
Oscillator Coringulation	PWRTE = 0	PWRTE = 1	Brown-out Neset		
XT, HS, LP	72 ms + 1024 Tosc	1024 Tosc	72 ms + 1024 Tosc	1024 Tosc	
RC	72 ms	_	72 ms	_	

TABLE 10-4: STATUS/PCON BITS AND THEIR SIGNIFICANCE

POR	BOR	ТО	PD		
0	Х	1	1	Power-on Reset	
0	Х	0	Х	Illegal, TO is set on POR	
0	Х	Х	0	Illegal, PD is set on POR	
1	0	X	X	Brown-out Reset	
1	1	0	u	WDT Reset	
1	1	0	0	WDT Wake-up	
1	1	u	u	MCLR Reset during normal operation	
1	1	1	0	MCLR Reset during SLEEP	

Legend: x = unknown, u = unchanged

TABLE 10-5: INITIALIZATION CONDITION FOR SPECIAL REGISTERS

Condition	Program Counter	STATUS Register	PCON Register
Power-on Reset	000h	0001 1xxx	0x
MCLR Reset during normal operation	000h	000u uuuu	uu
MCLR Reset during SLEEP	000h	0001 0uuu	uu
WDT Reset	000h	0000 uuuu	uu
WDT Wake-up	PC + 1	uuu0 0uuu	uu
Brown-out Reset	000h	000x xuuu	u0
Interrupt Wake-up from SLEEP	PC + 1 ⁽¹⁾	uuu1 0uuu	uu

Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as '0'.

Note 1: When the wake-up is due to an interrupt and global enable bit GIE is set, the PC is loaded with the interrupt vector (0004h) after execution of PC+1.

TABLE 10-6: INITIALIZATION CONDITION FOR REGISTERS

Register	Address	Power-on Reset	MCLR Reset during Normal Operation MCLR Reset during SLEEP WDT Reset Brown-out Reset ⁽¹⁾	Wake-up from SLEEP through Interrupt Wake-up from SLEEP through WDT Time-out
W	-	xxxx xxxx	uuuu uuuu	uuuu uuuu
INDF	00h	-	-	-
TMR0	01h	xxxx xxxx	uuuu uuuu	uuuu uuuu
PCL	02h	0000 0000	0000 0000	PC + 1 ⁽³⁾
STATUS	03h	0001 1xxx	000q quuu ⁽⁴⁾	uuuq quuu ⁽⁴⁾
FSR	04h	xxxx xxxx	uuuu uuuu	uuuu uuuu
PORTA	05h	x xxxx	u uuuu	u uuuu
PORTB	06h	xxxx xxxx	uuuu uuuu	uuuu uuuu
CMCON	1Fh	00 0000	00 0000	uu uuuu
PCLATH	0Ah	0 0000	0 0000	u uuuu
INTCON	0Bh	0000 000x	0000 000u	uuuu uqqq ⁽²⁾
PIR1	0Ch	-0	-0	-q (2,5)
OPTION	81h	1111 1111	1111 1111	uuuu uuuu
TRISA	85h	1 1111	1 1111	u uuuu
TRISB	86h	1111 1111	1111 1111	uuuu uuuu
PIE1	8Ch	-0	-0	-u
PCON	8Eh	0x	uq(1,6)	uu
LINTF	90h	111	111	111
VRCON	9Fh	000- 0000	000- 0000	uuu- uuuu

Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as '0', q = value depends on condition

Note 1: If VDD goes too low, Power-on Reset will be activated and registers will be affected differently.

- 2: One or more bits in INTCON, PIR1 and/or PIR2 will be affected (to cause wake-up).
- 3: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).
- 4: See Table 10-5 for RESET value for specific conditions.
- 5: If wake-up was due to comparator input changing, then bit 6 = 1. All other interrupts generating a wake-up will cause bit 6 = u.
- 6: If RESET was due to brown-out, then PCON bit0 = 0. All other RESETS will cause bit0 = u.

© 2000 Microchip Technology Inc.

FIGURE 10-9: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 1




FIGURE 10-10: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2




FIGURE 10-11: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD)






FIGURE 10-12: EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)




- Note 1: External Power-on Reset circuit is required only if VDD power-up slope is too slow. The diode D helps discharge the capacitor quickly when VDD powers down.
 - 2: $< 40 \text{ k}\Omega$ is recommended to make sure that voltage drop across R does not violate the device's electrical specification.
 - 3: $R1 = 100\Omega$ to 1 k Ω will limit any current flowing into \overline{MCLR} from external capacitor C, in the event of \overline{MCLR} /VPP pin breakdown due to Electrostatic Discharge (ESD), or Electrical Overstress (EOS).

FIGURE 10-13: EXTERNAL BROWN-OUT PROTECTION CIRCUIT 1



- Note 1: This circuit will activate RESET when VDD goes below (Vz + 0.7V), where Vz = Zener voltage.
 - **2:** Internal Brown-out Reset circuitry should be disabled when using this circuit.

FIGURE 10-14: EXTERNAL BROWN-OUT PROTECTION CIRCUIT 2




Note 1: This brown-out circuit is less expensive, albeit less accurate. Transistor Q1 turns off when VDD is below a certain level such that:

$$V_{DD} \times \frac{R1}{R1 + R2} = 0.7 \text{ V}$$

- 2: Internal brown-out detection should be disabled when using this circuit.
- **3:** Resistors should be adjusted for the characteristics of the transistor.

FIGURE 10-15: EXTERNAL BROWN-OUT PROTECTION CIRCUIT 3



This brown-out protection circuit employs Microchip Technology's MCP809 microcontroller supervisor. The MCP8XX and MCP1XX families of supervisors provide push-pull and open collector outputs with both high and low active RESET pins. There are 7 different trip point selections to accommodate 5V and 3V systems.

10.5 Interrupts

The PIC16C432 has 4 sources of interrupt:

- · External interrupt RB0/INT
- TMR0 overflow interrupt
- PORTB change interrupts (pins RB<7:4>)
- · Comparator interrupt

The interrupt control register (INTCON) records individual interrupt requests in flag bits. It also has individual and global interrupt enable bits.

A global interrupt enable bit, GIE (INTCON<7>) enables (if set) all un-masked interrupts, or disables (if cleared) all interrupts. Individual interrupts can be disabled through their corresponding enable bits in INTCON register. GIE is cleared on RESET.

The "return from interrupt" instruction, RETFIE, exits interrupt routine, as well as sets the GIE bit, which reenables RB0/INT interrupts.

The INT pin interrupt, the RB port change interrupt and the TMR0 overflow interrupt flags are contained in the INTCON register.

The peripheral interrupt flag is contained in the special register PIR1. The corresponding interrupt enable bit is contained in special registers PIE1.


When an interrupt is responded to, the GIE is cleared to disable any further interrupt, the return address is pushed into the stack and the PC is loaded with 0004h.

Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid RB0/INT recursive interrupts.

For external interrupt events, such as the INT pin or PORTB change interrupt, the interrupt latency will be three or four instruction cycles. The exact latency depends on when the interrupt event occurs (Figure 10-17). The latency is the same for one or two cycle instructions. Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid multiple interrupt requests.

- Note 1: Individual interrupt flag bits are set, regardless of the status of their corresponding mask bit or the GIE bit.
 - 2: When an instruction that clears the GIE bit is executed, any interrupts that were pending for execution in the next cycle are ignored. The CPU will execute a NOP in the cycle immediately following the instruction which clears the GIE bit. The interrupts which were ignored are still pending to be serviced when the GIE bit is set again.

FIGURE 10-16: INTERRUPT LOGIC



10.5.1 RB0/INT INTERRUPT

External interrupt on RB0/INT pin is edge triggered; either rising if INTEDG bit (OPTION<6>) is set, or falling, if INTEDG bit is clear. When a valid edge appears on the RB0/INT pin, the INTF bit (INTCON<1>) is set. This interrupt can be disabled by clearing the INTE control bit (INTCON<4>). The INTF bit must be cleared in software in the Interrupt Service Routine before reenabling this interrupt. The RB0/INT interrupt can wake-up the processor from SLEEP, if the INTE bit was set prior to going into SLEEP. The status of the GIE bit decides whether or not the processor branches to the interrupt vector following wake-up. See Section 10.8 for details on SLEEP and Figure 10-19 for timing of wake-up from SLEEP through RB0/INT interrupt.

10.5.2 TMR0 INTERRUPT

An overflow (FFh \rightarrow 00h) in the TMR0 register will set the T0IF (INTCON<2>) bit. The interrupt can be enabled/disabled by setting/clearing T0IE (INTCON<5>) bit. For operation of the Timer0 module, see Section 7.0.

10.5.3 PORTB INTERRUPT


An input change on PORTB <7:4> sets the RBIF (INTCON<0>) bit. The interrupt can be enabled/disabled by setting/clearing the RBIE (INTCON<4>) bit. For operation of PORTB (Section 5.2).

Note: If a change on the I/O pin should occur when the read operation is being executed (start of the Q2 cycle), then the RBIF interrupt flag may not get set.

10.5.4 COMPARATOR INTERRUPT

See Section 8.6 for complete description of comparator interrupts.

FIGURE 10-17: INT PIN INTERRUPT TIMING



10.6 Context Saving During Interrupts

During an interrupt, only the return PC value is saved on the stack. Typically, users may wish to save key registers during an interrupt (i.e., W register and STATUS register). This will have to be implemented in software.

Example 10-1 stores and restores the STATUS and W registers. The user register, W_TEMP, must be defined in both banks and must be defined at the same offset from the bank base address (i.e., W_TEMP is defined at 0x70 in Bank 0 and it must also be defined at 0xF0 in Bank 1). The user register, STATUS_TEMP, must be defined in Bank 0. The Example 10-1:

- · Stores the W register
- Stores the STATUS register in Bank 0
- · Executes the ISR code
- Restores the STATUS (and bank select bit register)
- · Restores the W register

EXAMPLE 10-1: SAVING THE STATUS AND W REGISTERS IN RAM

	•••	TEORETERS III IV III
MOVWF	W_TEMP	<pre>;copy W to temp register, ;could be in either bank</pre>
SWAPF	STATUS,W	;swap status to be saved into $\ensuremath{\mathtt{W}}$
BCF	STATUS, RPO	<pre>;change to bank 0 regardless ;of current bank</pre>
MOVWF	STATUS_TEMP	<pre>;save status to bank 0 ;register</pre>
:		
:	(ISR)	
:		
SWAPF	STATUS_TEMP,W	<pre>;swap STATUS_TEMP register ;into W, sets bank to original ;state</pre>
MOVWF	STATUS	;move W into STATUS register
SWAPF	W_TEMP,F	;swap W_TEMP
SWAPF	W_TEMP,W	swap W_TEMP into W

10.7 Watchdog Timer (WDT)

The Watchdog Timer is a free running on-chip RC oscillator, which does not require any external components. This RC oscillator is separate from the RC oscillator of the CLKIN pin. That means that the WDT will run, even if the clock on the OSC1 and OSC2 pins of the device have been stopped, for example, by execution of a SLEEP instruction. During normal operation, a WDT time-out generates a device RESET. If the device is in SLEEP mode, a WDT time-out causes the device to wake-up and continue with normal operation. The WDT can be permanently disabled by programming the configuration bit WDTE as clear (Section 10.1).

10.7.1 WDT PERIOD

The WDT has a nominal time-out period of 18 ms, (with no prescaler). The time-out periods vary with temperature, VDD and process variations from part to part (see DC specs). If longer time-out periods are desired, a prescaler with a division ratio of up to 1:128 can be assigned to the WDT under software control, by writing to the OPTION register. Thus, time-out periods up to 2.3 seconds can be realized.

The CLRWDT and SLEEP instructions clear the WDT and the postscaler, if assigned to the WDT, and prevent it from timing out and generating a device RESET.

The TO bit in the STATUS register will be cleared upon a Watchdog Timer time-out.

10.7.2 WDT PROGRAMMING CONSIDERATIONS

It should also be taken in account that under worst case conditions (VDD = Min., Temperature = Max., max. WDT prescaler), it may take several seconds before a WDT time-out occurs.

FIGURE 10-18: WATCHDOG TIMER BLOCK DIAGRAM




TABLE 10-7: SUMMARY OF WATCHDOG TIMER REGISTERS

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
2007h	Config. bits	_	BOREN	CP1	CP0	PWRTE	WDTE	FOSC1	FOSC0
81h	OPTION	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0

Legend: -= Unimplemented location, read as "0", += Reserved for future use

Note: Shaded cells are not used by the Watchdog Timer.

10.8 Power-down Mode (SLEEP)

The Power-down mode is entered by executing a SLEEP instruction.

If enabled, the Watchdog Timer will be cleared but keeps running, the \overline{PD} bit in the STATUS register is cleared, the \overline{TO} bit is set and the oscillator driver is turned off. The I/O ports maintain the status they had before SLEEP was executed (driving high, low, or himpedance).

For lowest current consumption in this mode, all I/O pins should be either at VDD or Vss, with no external circuitry drawing current from the I/O pin, and the comparators and VREF should be disabled. I/O pins that are hi-impedance inputs should be pulled high or low externally to avoid switching currents caused by floating inputs. The TOCKI input should also be at VDD or Vss for lowest current consumption. The contribution from on-chip pull-ups on PORTB should be considered.

The MCLR pin must be at a logic high level (VIHMC).

Note: It should be noted that a RESET generated by a WDT time-out does not drive MCLR pin low.

10.8.1 WAKE-UP FROM SLEEP

The device can wake-up from SLEEP through one of the following events:

- 1. External RESET input on MCLR pin.
- 2. Watchdog Timer Wake-up (if WDT was enabled).
- Interrupt from RB0/INT pin, RB Port change, or the Peripheral Interrupt (Comparator).
- 4. LIN bus activity.


The first event will cause a device RESET. The two latter events are considered a continuation of program execution. The \overline{TO} and \overline{PD} bits in the STATUS register can be used to determine the cause of device RESET. \overline{PD} bit, which is set on power-up is cleared when SLEEP is invoked. \overline{TO} bit is cleared if WDT wake-up occurred.

When the SLEEP instruction is being executed, the next instruction (PC + 1) is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up is regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction and then branches to the interrupt address (0004h). In cases where the execution of the instruction following SLEEP is not desirable, the user should have an NOP after the SLEEP instruction.

Note: If the global interrupts are disabled (GIE is cleared), but any interrupt source has both its interrupt enable bit and the corresponding interrupt flag bits set, the device will immediately wake-up from SLEEP. The SLEEP instruction is completely executed.

The WDT is cleared when the device wakes up from SLEEP, regardless of the source of wake-up.

FIGURE 10-19: WAKE-UP FROM SLEEP THROUGH INTERRUPT



Note 1: XT, HS or LP oscillator mode assumed.

- 2: Tost = 1024Tosc (drawing not to scale). This delay does not occur for RC osc mode.
- 3: GIE = '1' assumed. In this case after wake-up, the processor jumps to the interrupt routine. If GIE = '0', execution will continue in-line.
- 4: CLKOUT is not available in these osc modes, but shown here for timing reference.

10.9 Code Protection

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out for verification purposes.

Note: Microchip does not recommend code protecting windowed devices.

10.10 ID Locations

Four memory locations (2000h-2003h) are designated as ID locations where the user can store checksum or other code identification numbers. These locations are not accessible during normal execution, but are readable and writable during program/verify. Only the least significant 4 bits of the ID locations are used.

10.11 In-Circuit Serial Programming


The PIC16C432 microcontroller can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data, and three other lines for power, ground, and the programming voltage. This allows customers to manufacture boards with unprogrammed devices, and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

The device is placed into a program/verify mode by holding the RB6 and RB7 pins low, while raising the MCLR (VPP) pin from VIL to VIHH (see programming specification). RB6 becomes the programming clock and RB7 becomes the programming data. Both RB6 and RB7 are Schmitt Trigger inputs in this mode.

After RESET, to place the device into Programming/ Verify mode, the program counter (PC) is at location 00h. A 6-bit command is then supplied to the device. Depending on the command, 14-bits of program data are then supplied to or from the device, depending if the command was a load or a read. For complete details of serial programming, please refer to the PIC16C6X/7X/9XX Programming Specifications (Literature #DS30228).

A typical in-circuit serial programming connection is shown in Figure 10-20.

FIGURE 10-20: TYPICAL IN-CIRCUIT SERIAL PROGRAMMING CONNECTION



11.0 INSTRUCTION SET SUMMARY

Each PIC16C432 instruction is a 14-bit word divided into an OPCODE which specifies the instruction type and one or more operands which further specify the operation of the instruction. The PIC16C432 instruction set summary in Table 11-2 lists **byte-oriented**, **bit-oriented**, and **literal and control** operations. Table 11-1 shows the opcode field descriptions.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

For **literal and control** operations, 'k' represents an eight- or eleven-bit constant, or literal value.

TABLE 11-1: OPCODE FIELD DESCRIPTIONS

Field	Description		
f	Register file address (0x00 to 0x7F)		
W	Working register (accumulator)		
b	Bit address within an 8-bit file register		
k	Literal field, constant data or label		
x	Don't care location (= 0 or 1) The assembler will generate code with x = 0. It is the recommended form of use for compatibility with all Microchip software tools.		
d Destination select; d = 0: store result in W, d = 1: store result in file register f. Default is d = 1			
label	Label name		
TOS	Top-of-Stack		
PC	Program Counter		
PCLATH	Program Counter High Latch		
GIE	Global Interrupt Enable bit		
WDT	Watchdog Timer/Counter		
TO	Time-out bit		
PD	Power-down bit		
dest	Destination, either the W register or the specified register file location		
[]	Options		
()	Contents		
\rightarrow	Assigned to		
<>	Register bit field		
€	In the set of		
italics	User defined term (font is courier)		

The instruction set is highly orthogonal and is grouped into three basic categories:

- · Byte-oriented operations
- · Bit-oriented operations
- Literal and control operations

All instructions are executed within one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles with the second cycle executed as a NOP. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μs . If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2 μs .

Table 11-1 lists the instructions recognized by the MPASM assembler.

Figure 11-1 shows the three general formats that the instructions can have.


Note: To maintain upward compatibility with future PICmicro® products, <u>do not use</u> the OPTION and TRIS instructions.

All examples use the following format to represent a hexadecimal number:

0xhh

where h signifies a hexadecimal digit.

FIGURE 11-1: GENERAL FORMAT FOR INSTRUCTIONS



PIC16C432

TABLE 11-2: PIC16C432 INSTRUCTION SET

Mnemonic,	,	Description	Cycles		14-Bit	Opcode	9	Status	Notes
Operands				MSb			LSb	Affected	
BYTE-ORIE	ENTED I	FILE REGISTER OPERATIONS							
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C,DC,Z	1,2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1,2
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2
CLRW	-	Clear W	1	00	0001	0000	0011	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1,2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	1,2
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff		1,2,3
INCF	f, d	Increment f	ì	0.0	1010	dfff	ffff	Z	1,2
INCFSZ	f, d	Increment f, Skip if 0	1(2)	00	1111	dfff	ffff		1,2,3
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	1,2
MOVF	f, d	Move f	1	00	1000	dfff	ffff	Z	1,2
MOVWF	f	Move W to f	1	0.0	0000		ffff		
NOP	-	No Operation	1	0.0	0000	0xx0	0000		
RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	С	1,2
RRF	f, d	Rotate Right f through Carry	1	0.0	1100	dfff	ffff	С	1,2
SUBWF	f, d	Subtract W from f	1	0.0	0010	dfff	ffff	C,DC,Z	1,2
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff	ffff		1,2
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	1,2
BIT-ORIEN	TED FIL	E REGISTER OPERATIONS							
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		1,2
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		1,2
BTFSC	f, b	Bit Test f, Skip if Clear	1(2)	01	10bb	bfff	ffff		3
BTFSS	f, b	Bit Test f, Skip if Set	1(2)	01	11bb	bfff	ffff		3
LITERAL A	ND CO	NTROL OPERATIONS		,					
ADDLW	k	Add literal and W	1	11	111x	kkkk	kkkk	C,DC,Z	
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z	
CALL	k	Call subroutine	2	10	0kkk	kkkk	kkkk		
CLRWDT	-	Clear Watchdog Timer	1	0.0	0000	0110	0100	TO,PD	
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk		
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z	
MOVLW	k	Move literal to W	1	11	00xx	kkkk	kkkk		
RETFIE	-	Return from interrupt	2	00	0000	0000	1001		
RETLW	k	Return with literal in W	2	11	01xx	kkkk	kkkk		
RETURN	-	Return from Subroutine	2	00	0000	0000	1000		
SLEEP	-	Go into standby mode	1	0.0	0000	0110	0011	TO,PD	
SUBLW	k	Subtract W from literal	1	11	110x	kkkk		C,DC,Z	
XORLW	k	Exclusive OR literal with W	1	11	1010	kkkk	kkkk	Z	
N - 4 - 4 - 14			1	l .	a \ 11		1 201 1.		L

Note 1: When an I/O register is modified as a function of itself (e.g., MOVF PORTB, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

^{2:} If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 Module.

^{3:} If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

11.1 <u>Instruction Descriptions</u>

ADDLW	Add Literal and W					
Syntax:	[label] ADDLW k					
Operands:	$0 \leq k \leq 255$					
Operation:	$(W) + k \to (W)$					
Status Affected:	C, DC, Z					
Encoding:	11 111x kkkk kkkk					
Description:	The contents of the W register are added to the eight bit literal 'k' and the result is placed in the W register.					
Words:	1					
Cycles:	1					
Example	ADDLW 0x15					
	Before Instruction W = 0x10 After Instruction W = 0x25					

ANDLW	AND Literal with W						
Syntax:	[label] I	[label] ANDLW k					
Operands:	$0 \le k \le 2$	55					
Operation:	(W) .AND	$0. (k) \rightarrow 0$	(W)				
Status Affected:	Z						
Encoding:	11	1001	kkkk	kkkk			
Description:	The contents of W register are AND'ed with the eight bit literal 'k'. The result is placed in the W register.						
Words:	1						
Cycles:	1						
Example	ANDLW	0x5F					
	Before Instruction W = 0xA3 After Instruction						
	W = 0x03						

ADDWF	Add W and f					
Syntax:	[label] ADDWF f,d					
Operands:	$0 \le f \le 127$ $d \in [0,1]$					
Operation:	(W) + (f)	\rightarrow (dest)				
Status Affected:	C, DC, Z					
Encoding:	00	0111	dfff	ffff		
Description:	Add the contents of the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.					
Words:	1					
Cycles:	1					
Example	ADDWF	FSR,	0			
	Before Instruction					
		W =	0x17			
	FSR = 0xC2 After Instruction					
	W = 0xD9					

FSR =

0xC2

ANDWF	AND W with f				
Syntax:	[label] ANDWF f,d				
Operands:	$0 \le f \le 127$ $d \in [0,1]$				
Operation:	(W) .AND. (f) \rightarrow (dest)				
Status Affected:	Z				
Encoding:	00 0101 dfff ffff				
Description:	AND the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.				
Words:	1				
Cycles:	1				
Example	ANDWF FSR, 1				
	Before Instruction $W = 0x17$ $FSR = 0xC2$ After Instruction $W = 0x17$ $FSR = 0x02$				

PIC16C432

BCF	Bit Clear	f					
Syntax:	[label] BCF f,b						
Operands:	$0 \le f \le 127$ $0 \le b \le 7$						
Operation:	$0 \rightarrow (f < b >$	>)					
Status Affected:	d: None						
Encoding:	01	00bb	bfff	ffff			
Description:	Bit 'b' in re	gister 'f' is	cleared.				
Words:	1						
Cycles:	1						
Example	BCF	FLAG_REG, 7					
	Before Instruction FLAG_REG = 0xC7 After Instruction FLAG_REG = 0x47						

BTFSC	Bit Test, Skip if Clear						
Syntax:	[label] B	TFSC f,k)				
Operands:	$0 \le f \le 127$ $0 \le b \le 7$						
Operation:	skip if (f <b< td=""><td>o>) = 0</td><td></td><td></td></b<>	o>) = 0					
Status Affected:	None						
Encoding:	01	10bb	bfff	ffff			
Description:	If bit 'b' in rinstruction If bit 'b' is '(fetched durexecution is executed in cycle instru	is skipped. O', then the ring the curl s discarded hatead, ma	next instru rrent instru d, and a No	uction oction			
Words:	1						
Cycles:	1(2)						
Example	HERE FALSE TRUE	BTFSC GOTO •	FLAG,1 PROCESS_	_CODE			
	Before Ins						
	After Instr if F it	ruction f FLAG<1> PC = 6 f FLAG<1>	·= 0, address T	ERE RUE ALSE			

BSF	Bit Set f					
Syntax:	[label] E	SSF f,b				
Operands:	$0 \le f \le 127$ $0 \le b \le 7$					
Operation:	$1 \rightarrow (f < b >)$					
Status Affected:	None					
Encoding:	01	01bb	bfff	ffff		
Description:	Bit 'b' in re	gister 'f' is	s set.			
Words:	1					
Cycles:	1					
Example	BSF	FLAG_F	REG, 7			
	Before Instruction FLAG_REG = 0x0A After Instruction FLAG_REG = 0x8A					

BTFSS	Bit Test f, Skip if Set				
Syntax:	[label] B	TFSS f,b)		
Operands:	$0 \le f \le 12$ $0 \le b < 7$	7			
Operation:	skip if (f<	b>) = 1			
Status Affected:	None				
Encoding:	01	11bb	bfff	ffff	
Description:	If bit 'b' in register 'f' is '1' then the next instruction is skipped. If bit 'b' is '1', then the next instruction fetched during the current instruction execution, is discarded and a NOP is executed instead, making this a two-cycle instruction.				
Words:	1				
Cycles:	1(2)				
Example	HERE FALSE TRUE		FLAG,1 PROCESS_	_CODE	
	Before Instruction PC = address HERE After Instruction if FLAG<1> = 0, PC = address FALSE if FLAG<1> = 1, PC = address TRUE				

CLRF	Clear f			
Syntax:	[label](CLRF f		
Operands:	$0 \le f \le 12$	7		
Operation:	$\begin{array}{c} 00h \rightarrow (f) \\ 1 \rightarrow Z \end{array}$	1		
Status Affected:	Z			
Encoding:	00	0001	1fff	ffff
Description:	The contents of register 'f' are cleared and the Z bit is set.			
Words:	1			
Cycles:	1			
Example	CLRF	FLAG	_REG	
	Before In	struction FLAG_RE		0x5A
	After Inst		- 0	
		FLAG_RE Z	:G = =	0x00 1
		_		•

CALL	Call Sub	routine			
Syntax:	[label]	CALL k	(
Operands:	$0 \le k \le 20$	047			
Operation:	(PC) + 1 \rightarrow TOS, k \rightarrow PC<10:0>, (PCLATH<4:3>) \rightarrow PC<12:11>			:11>	
Status Affected:	None				
Encoding:	10 0kkk kkkk kkkk				
Description:	Call Subroutine. First, return address (PC+1) is pushed onto the stack. The eleven bit immediate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a two-cycle instruction.				
Words:	1				
Cycles:	2				
Example	HERE	CALL	THERE		
	Before In	PC = A	ı Address ні	CRE	

CLRW	Clear W			
Syntax:	[label]	CLRW		
Operands:	None			
Operation:	$\begin{array}{c} 00h \rightarrow (V \\ 1 \rightarrow Z \end{array}$	V)		
Status Affected:	Z			
Encoding:	00	0001	0000	0011
Description:	W register set.	is cleared	d. Zero bit	(Z) is
Words:	1			
Cycles:	1			
Example	CLRW			
	Before In	struction		
		W =	0x5A	
	After Inst	ruction W =	0x00	
		Z =	1	

PC = Address THERE TOS = Address HERE+1

PIC16C432

CLRWDT	Clear Watchdog Timer
Syntax:	[label] CLRWDT
Operands:	None
Operation:	$\begin{array}{l} 00h \rightarrow WDT \\ 0 \rightarrow \underline{WDT} \text{ prescaler,} \\ 1 \rightarrow \overline{\underline{TO}} \\ 1 \rightarrow \overline{PD} \end{array}$
Status Affected:	TO, PD
Encoding:	00 0000 0110 0100
Description:	CLRWDT instruction resets the Watchdog Timer. It also resets the prescaler of the WDT. Status bits $\overline{\text{TO}}$ and $\overline{\text{PD}}$ are set.
Words:	1
Cycles:	1
Example	CLRWDT
	Before Instruction WDT counter = ? After Instruction
	WDT counter = 0x00
	WDT prescaler= 0
	IO = 1 PD = 1
	PD = 1

DECF	Decrement f				
Syntax:	[label] DECF f,d				
Operands:	$0 \le f \le 127$ $d \in [0,1]$				
Operation:	(f) - 1 \rightarrow (dest)				
Status Affected:	Z				
Encoding:	00 0011 dfff ffff				
Description:	Decrement register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.				
Words:	1				
Cycles:	1				
Example	DECF CNT, 1				
	Before Instruction $\begin{array}{rcl} CNT & = & 0x01 \\ Z & = & 0 \end{array}$ $After Instruction$ $\begin{array}{rcl} CNT & = & 0x00 \\ Z & = & 1 \end{array}$				

COMF	Complement f
Syntax:	[label] COMF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	$(\overline{f}) o (dest)$
Status Affected:	Z
Encoding:	00 1001 dfff ffff
Description: Words:	The contents of register 'f' are complemented. If 'd' is 0, the result is stored in W. If 'd' is 1, the result is stored back in register 'f'.
Cycles:	1
Example	COMF REG1, 0 Before Instruction REG1 = 0x13 After Instruction
	REG1 = 0x13 W = 0xEC

DECFSZ	Decrement f, Skip if 0			
Syntax:	[label] DECFSZ f,d			
Operands:	$0 \le f \le 127$ $d \in [0,1]$			
Operation:	(f) - 1 \rightarrow (dest); skip if result = 0			
Status Affected:	None			
Encoding:	00 1011 dfff ffff			
Description:	The contents of register 'f' are decremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'. If the result is 0, the next instruction, which is already fetched, is discarded. A NOP is executed instead making it a two-cycle instruction.			
Words:	1			
Cycles:	1(2)			
Example	HERE DECFSZ CNT, 1 GOTO LOOP CONTINUE • •			
	Before Instruction PC = address HERE After Instruction CNT = CNT - 1 if CNT = 0, PC = address CONTINUE			

if CNT 1/4

PC

address HERE+1

0,

GOTO	Unconditional Branch	
Syntax:	[label] GOTO k	
Operands:	$0 \le k \le 2047$	
Operation:	$\begin{aligned} k \rightarrow PC < 10:0 > \\ PCLATH < 4:3 > \rightarrow PC < 12:11 > \end{aligned}$	
Status Affected:	None	
Encoding:	10 1kkk kkkk kkkk	2
Description:	GOTO is an unconditional branch. The eleven-bit immediate value is loaded into PC bits <10:0>. The upper bits o PC are loaded from PCLATH<4:3>. GOTO is a two-cycle instruction.	
Words:	1	
Cycles:	2	
Example	GOTO THERE	
	After Instruction PC = Address THERE	Œ

INCFSZ	Incremen	t f, Skip	o if O	
Syntax:	[label]	INCFSZ	f,d	
Operands:	$0 \le f \le 127$ $d \in [0,1]$	7		
Operation:	$(f) + 1 \rightarrow ($	(dest), s	kip if resu	ılt = 0
Status Affected:	None			
Encoding:	00	1111	dfff	ffff
Description:	The content incremente placed in the result is plated in the result which is all A NOP is extwo-cycle in	d. If 'd' is ne W regi aced back is 0, the eady feto recuted in	on, the restister. If 'd' is the register next instruction is distincted in the control of the c	s 1, the er 'f'. uction, carded.
Words:	1			
Cycles:	1(2)			
Example	HERE CONTINU	INCFS GOTO E •		NT, 1
	Before Ins PC After Instr CNT if CNT= PC if CNT= PC	= add uction = CN' = 0, = add ≠ 0,	ress here T + 1 ress cont	TINUE

INCF	Incremen	nt f			
Syntax:	[label]	[label] INCF f,d			
Operands:	$0 \le f \le 127$ $d \in [0,1]$				
Operation:	$(f) + 1 \rightarrow$	(f) + 1 \rightarrow (dest)			
Status Affected:	Z				
Encoding:	00	1010	dfff	ffff	
Description:	The conter incremente placed in the result is placed.	ed. If 'd' is ne W reg	0, the reister. If 'd	sult is is 1, the	
Words:	1				
Cycles:	1				
Example	INCF	CNT,	1		
	After Instr	CNT Z	= 0xF $= 0$ $= 0xC$ $= 1$		

IORLW	Inclusive OR Literal with W
Syntax:	[label] IORLW k
Operands:	$0 \leq k \leq 255$
Operation:	(W) .OR. $k \rightarrow$ (W)
Status Affected:	Z
Encoding:	11 1000 kkkk kkkk
Description:	The contents of the W register are OR'ed with the eight bit literal 'k'. The result is placed in the W register.
Words:	1
Cycles:	1
Example	IORLW 0x35
	Before Instruction W = 0x9A After Instruction W = 0xBF Z = 1

PIC16C432

IORWF	Inclusiv	e OR W	with	f	
Syntax:	[label]	IORWF	f,d		
Operands:	$0 \le f \le 1$ $d \in [0,1]$				
Operation:	(W) .OR	. (f) \rightarrow (d	est)		
Status Affected:	Z				
Encoding:	00	0100	dff	f	ffff
Description:	register 'f placed in	OR the W '. If 'd' is 0 the W regolaced bac	, the r jister.	esult If 'd' i	is s 1, the
Words:	1				
Cycles:	1				
Example	IORWF		RESU	LT,	0
	Before In	nstructior RESULT W truction RESULT W Z	= =	0x13 0x91 0x13 0x93 1	;

MOVF	Move f			
Syntax:	[label] MOVF f,d			
Operands:	$0 \le f \le 127$ $d \in [0,1]$			
Operation:	$(f) \rightarrow (des$	st)		
Status Affected:	Z			
Encoding:	00	1000	dfff	ffff
Description:	The contents of register f are moved to a destination dependant upon the status of d. If $d = 0$, destination is W register. If $d = 1$, the destination is file register f itself. $d = 1$ is useful to test a file register since status flag Z is affected.			
Words:	1			
Cycles:	1			
Example			0 le in FSR r	egister

MOVLW	Move Lit	eral to V	V	Move Literal to W			
Syntax:	[label]	MOVLW	/ k				
Operands:	$0 \le k \le 2$	55					
Operation:	$k \to (W)$						
Status Affected:	None						
Encoding:	11	00xx	kkkk	kkkk			
Description:	The eight bit literal 'k' is loaded into W register. The don't cares will assemble as 0's.						
Words:	1						
Cycles:	1						
Example	MOVLW	0x5A					
	After Inst	ruction W =	0x5A				

Syntax:	[label] MOVWF f			
Operands:	$0 \le f \le 127$			
Operation:	$(W) \rightarrow (f)$			
Status Affected:	None			
Encoding:	00 0000 lfff ffff			
Description:	Move data from W register to register 't'.			
Words:	1			
Cycles:	1			
Example	MOVWF OPTION			
	Before Instruction OPTION = 0xFF W = 0x4F			
	After Instruction OPTION = 0x4F			

Move W to f

MOVWF

0x4F

NOP	No Operation			
Syntax:	[label]	NOP		
Operands:	None			
Operation:	No operation			
Status Affected:	None			
Encoding:	00	0000	0xx0	0000
Description:	No operat	ion.		
Words:	1			
Cycles:	1			
Example	NOP			

RETFIE	Return from Interrupt			
Syntax:	[label] RETFIE			
Operands:	None			
Operation:	$TOS \rightarrow PC$, $1 \rightarrow GIE$			
Status Affected:	None			
Encoding:	00 0000 0000 1001			
Description:	Return from Interrupt. Stack is POPed and Top-of-Stack (TOS) is loaded in the PC. Interrupts are enabled by setting Global Interrupt Enable bit, GIE (INTCON<7>). This is a two-cycle instruction.			
Words:	1			
Cycles:	2			
Example	RETFIE			
		rrupt PC = GIE =	TOS 1	

OPTION	Load Option Register		
Syntax:	[label] OPTION		
Operands:	None		
Operation:	$(W) \to OPTION$		
Status Affected:	None		
Encoding:	00 0000 0110 0010		
Description: Words: Cycles:	The contents of the W register are loaded in the OPTION register. This instruction is supported for code compatibility with PIC16C5X products. Since OPTION is a readable/writable register, the user can directly address it. 1		
Example	To maintain upward compatibility with future PICmicro® products, do not use this instruction.		

RETLW	Return with Litera	al in W	
Syntax:	[label] RETLW	k	
Operands:	$0 \le k \le 255$		
Operation:	$\begin{array}{l} k \rightarrow (W); \\ TOS \rightarrow PC \end{array}$		
Status Affected:	None		
Encoding:	11 01xx	kkkk	kkkk
Description:	The W register is load bit literal 'k'. The progloaded from the top of return address). This instruction.	gram cour	nter is ck (the
Words:	1		
Cycles:	2		
Example	;off	ontains t set value ow has ta	
TABLE	RETLW k1 ;Beg RETLW k2 ;	offset in table d of tabl	e
	Before Instruction		
	W = 0x07 After Instruction		
		value of k	8

RETURN	Return fr	rom Sub	routine	
Syntax:	[label] RETURN			
Operands:	None			
Operation:	$TOS \rightarrow P$	C		
Status Affected:	None			
Encoding:	00 0000 0000 1000			
Description:	Return from subroutine. The stack is POPed and the top of the stack (TOS) is loaded into the program counter. This is a two-cycle instruction.			
Words:	1			
Cycles:	2			
Example	RETURN			
	After Inte	rrupt PC =	TOS	

RRF	Rotate Right f through Carry				
Syntax:	[label] RRF f,d				
Operands:	$0 \le f \le 127$ $d \in [0,1]$				
Operation:	See description below				
Status Affected:	С				
Encoding:	00 1100 dfff	ffff			
Description:	The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'.				
	C Registe	er f 🕒			
Words:	1				
Cycles:	1				
Example	RRF REG1,	0			
	Before Instruction				
		1110 0110			
	C = 0 After Instruction)			
		1110 0110			
		0111 0011			
	C = 0				

RLF	Rotate Left f through Carry			
Syntax:	[label] RLF f,d			
Operands:	$0 \le f \le 127$ d $\in [0,1]$			
Operation:	See description below			
Status Affected:	С			
Encoding:	00 1101 dfff ffff			
	one bit to the left through the Carry Flag. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is stored back in register 'f'.			
Words:	1			
Cycles:	1			
Example	RLF REG1,0			
	Before Instruction			
	REG1 = 1110 0110			
	C = 0 After Instruction			
	REG1 = 1110 0110			
	W = 1100 1100			
	C = 1			

SLEEP				
Syntax:	[label] SLEEP			
Operands:	None			
Operation:	$\begin{array}{l} \text{00h} \rightarrow \text{WDT,} \\ \text{0} \rightarrow \text{WDT prescaler,} \\ \text{1} \rightarrow \overline{\text{TO}}, \\ \text{0} \rightarrow \overline{\text{PD}} \end{array}$			
Status Affected:	$\overline{TO}, \overline{PD}$			
Encoding:	00	0000	0110	0011
Description:	The power-down status bit, PD is cleared. Time-out status bit, TO is set. Watchdog Timer and its prescaler are cleared. The processor is put into SLEEP mode with the oscillator stopped. See Section 10.8 for more details.			
Words:	1			
Cycles:	1			
Example:	SLEEP			

SUBLW	Subtract W from Literal	SUBWF	Subtract W from f
Syntax:	[label] SUBLW k	Syntax:	[label] SUBWF f,d
Operands:	$0 \le k \le 255$	Operands:	$0 \le f \le 127$
Operation:	$k - (W) \rightarrow (W)$		d ∈ [0,1]
Status	C, DC, Z	Operation:	$(f) - (W) \rightarrow (dest)$
Affected:		Status Affected:	C, DC, Z
Encoding:	11 110x kkkk kkkk	Encoding:	00 0010 dfff ffff
Description:	The W register is subtracted (2's complement method) from the eight bit literal 'k'. The result is placed in the W register.	Description:	Subtract (2's complement method) W register from register 'f'. If 'd' is 0, the
Words:	1		result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.
Cycles:	1	Words:	1
Example 1:	SUBLW 0x02	Cycles:	1
	Before Instruction	Example 1:	SUBWF REG1,1
	W = 1 C = ?	Zxampio 1.	Before Instruction
	After Instruction		REG1 = 3
	W = 1		W = 2 C = ?
	C = 1; result is positive		After Instruction
Example 2:	Before Instruction		REG1 = 1
	W = 2 C = ?		W = 2 C = 1; result is positive
	After Instruction	Example 2:	Before Instruction
	W = 0 C = 1; result is zero		REG1 = 2 W = 2
Example 3:	Before Instruction		C = ?
	W = 3 C = ?		After Instruction
	After Instruction		REG1 = 0 W = 2 C = 1; result is zero
	W = 0xFF	Example 3:	Before Instruction
	C = 0; result is negative	Example 5.	REG1 = 1
			W = 2
			C = ?
			After Instruction
			REG1 = 0xFF W = 2
			C = 0; result is negative

PIC16C432

SWAPF	Swap Nibbles in f				
Syntax:	[label]	SWAPF	f,d		
Operands:	$0 \le f \le 127$ $d \in [0,1]$				
Operation:	$(f<3:0>) \rightarrow (dest<7:4>),$ $(f<7:4>) \rightarrow (dest<3:0>)$				
Status Affected:	None				
Encoding:	00	1110	dfff	ffff	
Description:	The upper and lower nibbles of register 'f' are exchanged. If 'd' is 0, the result is placed in W register. If 'd' is 1, the result is placed in register 'f'.				
Words:	1				
Cycles:	1				
Example	SWAPF	REG,	0		
	Before In	struction			
		REG1	= 0	xA5	
	After Instruction				
		REG1 W	-	xA5 x5A	

XORLW	Exclusive OR Literal with W				
Syntax:	[label] XORLW k				
Operands:	$0 \leq k \leq 255$				
Operation:	(W) .XOR. $k \rightarrow (W)$				
Status Affected:	Z				
Encoding:	11 1010 kkkk kkkk				
Description:	The contents of the W register are XOR'ed with the eight bit literal 'k'. The result is placed in the W register.				
Words:	1				
Cycles:	1				
Example:	XORLW 0xAF				
	Before Instruction				
	W = 0xB5				
	After Instruction				
	W = 0x1A				

TRIS	Load TRIS Register				
Syntax:	[label]	TRIS	f		
Operands:	$5 \le f \le 7$				
Operation:	$(W) \rightarrow TRIS register f;$				
Status Affected:	None	None			
Encoding:	0.0	0000	0110	Offf	
Description:	The instruction is supported for code compatibility with the PIC16C5X products. Since TRIS registers are readable and writable, the user can directly address them.				
Words:	1				
Cycles:	1				
Example					
	To maintain upward compatibility with future PICmicro® products, do not use this instruction.				

XORWF	Exclusive OR W with f				
Syntax:	[label] XORWF f,d				
Operands:	$0 \le f \le 127$ $d \in [0,1]$				
Operation:	(W) .XOR. (f) \rightarrow (dest)				
Status Affected:	Z				
Encoding:	00	0110	dfff	ffff	
Description:	Exclusive OR the contents of the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.				
Words:	1				
Cycles:	1				
Example	XORWF	REG 1	L		
	Before Instruction				
		REG W	=	0xAF 0xB5	
	After Instruction				
		REG W	=	0x1A 0xB5	

12.0 DEVELOPMENT SUPPORT

The PICmicro[®] microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
 - MPLAB® IDE Software
- · Assemblers/Compilers/Linkers
 - MPASM™ Assembler
 - MPLAB C17 and MPLAB C18 C Compilers
 - MPLINKTM Object Linker/ MPLIBTM Object Librarian
- Simulators
 - MPLAB SIM Software Simulator
- Emulators
 - MPLAB ICE 2000 In-Circuit Emulator
 - ICEPIC™ In-Circuit Emulator
- In-Circuit Debugger
 - MPLAB ICD for PIC16F87X
- Device Programmers
 - PRO MATE® II Universal Device Programmer
 - PICSTART® Plus Entry-Level Development Programmer
- · Low Cost Demonstration Boards
 - PICDEM™ 1 Demonstration Board
 - PICDEM 2 Demonstration Board
 - PICDEM 3 Demonstration Board
 - PICDEM 17 Demonstration Board
 - KEELOQ® Demonstration Board

12.1 <u>MPLAB Integrated Development</u> <u>Environment Software</u>

The MPLAB IDE software brings an ease of software development previously unseen in the 8-bit microcontroller market. The MPLAB IDE is a Windows®-based application that contains:

- · An interface to debugging tools
 - simulator
 - programmer (sold separately)
 - emulator (sold separately)
 - in-circuit debugger (sold separately)
- · A full-featured editor
- · A project manager
- · Customizable toolbar and key mapping
- · A status bar
- · On-line help

The MPLAB IDE allows you to:

- Edit your source files (either assembly or 'C')
- One touch assemble (or compile) and download to PICmicro emulator and simulator tools (automatically updates all project information)
- Debug using:
 - source files
 - absolute listing file
 - machine code

The ability to use MPLAB IDE with multiple debugging tools allows users to easily switch from the cost-effective simulator to a full-featured emulator with minimal retraining.

12.2 MPASM Assembler

The MPASM assembler is a full-featured universal macro assembler for all PICmicro MCU's.

The MPASM assembler has a command line interface and a Windows shell. It can be used as a stand-alone application on a Windows 3.x or greater system, or it can be used through MPLAB IDE. The MPASM assembler generates relocatable object files for the MPLINK object linker, Intel® standard HEX files, MAP files to detail memory usage and symbol reference, an absolute LST file that contains source lines and generated machine code, and a COD file for debugging.

The MPASM assembler features include:

- · Integration into MPLAB IDE projects.
- User-defined macros to streamline assembly code.
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process.

12.3 MPLAB C17 and MPLAB C18 C Compilers

The MPLAB C17 and MPLAB C18 Code Development Systems are complete ANSI 'C' compilers for Microchip's PIC17CXXX and PIC18CXXX family of microcontrollers, respectively. These compilers provide powerful integration capabilities and ease of use not found with other compilers.

For easier source level debugging, the compilers provide symbol information that is compatible with the MPLAB IDE memory display.

12.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK object linker combines relocatable objects created by the MPASM assembler and the MPLAB C17 and MPLAB C18 C compilers. It can also link relocatable objects from pre-compiled libraries, using directives from a linker script.

The MPLIB object librarian is a librarian for precompiled code to be used with the MPLINK object linker. When a routine from a library is called from another source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications. The MPLIB object librarian manages the creation and modification of library files.

The MPLINK object linker features include:

- Integration with MPASM assembler and MPLAB C17 and MPLAB C18 C compilers.
- Allows all memory areas to be defined as sections to provide link-time flexibility.

The MPLIB object librarian features include:

- Easier linking because single libraries can be included instead of many smaller files.
- Helps keep code maintainable by grouping related modules together.
- Allows libraries to be created and modules to be added, listed, replaced, deleted or extracted.

12.5 MPLAB SIM Software Simulator

The MPLAB SIM software simulator allows code development in a PC-hosted environment by simulating the PICmicro series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user-defined key press, to any of the pins. The execution can be performed in single step, execute until break, or trace mode.

The MPLAB SIM simulator fully supports symbolic debugging using the MPLAB C17 and the MPLAB C18 C compilers and the MPASM assembler. The software simulator offers the flexibility to develop and debug code outside of the laboratory environment, making it an excellent multiproject software development tool.

12.6 MPLAB ICE High Performance Universal In-Circuit Emulator with MPLAB IDE

The MPLAB ICE universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PICmicro microcontrollers (MCUs). Software control of the MPLAB ICE in-circuit emulator is provided by the MPLAB Integrated Development Environment (IDE), which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the MPLAB ICE in-circuit emulator allows expansion to support new PICmicro microcontrollers.

The MPLAB ICE in-circuit emulator system has been designed as a real-time emulation system, with advanced features that are generally found on more expensive development tools. The PC platform and Microsoft® Windows environment were chosen to best make these features available to you, the end user.

12.7 ICEPIC In-Circuit Emulator

The ICEPIC low cost, in-circuit emulator is a solution for the Microchip Technology PIC16C5X, PIC16C6X, PIC16C7X and PIC16CXXX families of 8-bit One-Time-Programmable (OTP) microcontrollers. The modular system can support different subsets of PIC16C5X or PIC16CXXX products through the use of interchangeable personality modules, or daughter boards. The emulator is capable of emulating without target application circuitry being present.

12.8 MPLAB ICD In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD, is a powerful, low cost, run-time development tool. This tool is based on the FLASH PIC16F87X and can be used to develop for this and other PICmicro microcontrollers from the PIC16CXXX family. The MPLAB ICD utilizes the in-circuit debugging capability built into the PIC16F87X. This feature, along with Microchip's In-Circuit Serial Programming™ protocol, offers cost-effective in-circuit FLASH debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by watching variables, single-stepping and setting break points. Running at full speed enables testing hardware in real-time.

12.9 PRO MATE II Universal Device Programmer

The PRO MATE II universal device programmer is a full-featured programmer, capable of operating in stand-alone mode, as well as PC-hosted mode. The PRO MATE II device programmer is CE compliant.

The PRO MATE II device programmer has programmable VDD and VPP supplies, which allow it to verify programmed memory at VDD min and VDD max for maximum reliability. It has an LCD display for instructions and error messages, keys to enter commands and a modular detachable socket assembly to support various package types. In stand-alone mode, the PRO MATE II device programmer can read, verify, or program PICmicro devices. It can also set code protection in this mode.

12.10 PICSTART Plus Entry Level Development Programmer

The PICSTART Plus development programmer is an easy-to-use, low cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient.

The PICSTART Plus development programmer supports all PICmicro devices with up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus development programmer is CE compliant.

12.11 PICDEM 1 Low Cost PICmicro Demonstration Board

The PICDEM 1 demonstration board is a simple board which demonstrates the capabilities of several of Microchip's microcontrollers. The microcontrollers supported are: PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42. PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The user can program the sample microcontrollers provided with the PICDEM 1 demonstration board on a PRO MATE II device programmer, or a PICSTART Plus development programmer, and easily test firmware. The user can also connect the PICDEM 1 demonstration board to the MPLAB ICE incircuit emulator and download the firmware to the emulator for testing. A prototype area is available for the user to build some additional hardware and connect it to the microcontroller socket(s). Some of the features include an RS-232 interface, a potentiometer for simulated analog input, push button switches and eight LEDs connected to PORTB.

12.12 PICDEM 2 Low Cost PIC16CXX Demonstration Board

The PICDEM 2 demonstration board is a simple demonstration board that supports the PIC16C62, PIC16C64, PIC16C65, PIC16C73 and PIC16C74 microcontrollers. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM 2 demonstration board on a PRO MATE II device programmer, or a PICSTART Plus development programmer, and easily test firmware. The MPLAB ICE in-circuit emulator may also be used with the PICDEM 2 demonstration board to test firmware. A prototype area has been provided to the user for adding additional hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push button switches, a potentiometer for simulated analog input, a serial EEPROM to demonstrate usage of the I²C™ bus and separate headers for connection to an LCD module and a keypad.

12.13 PICDEM 3 Low Cost PIC16CXXX Demonstration Board

The PICDEM 3 demonstration board is a simple demonstration board that supports the PIC16C923 and PIC16C924 in the PLCC package. It will also support future 44-pin PLCC microcontrollers with an LCD Module. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM 3 demonstration board on a PRO MATE II device programmer, or a PICSTART Plus development programmer with an adapter socket, and easily test firmware. The MPLAB ICE in-circuit emulator may also be used with the PICDEM 3 demonstration board to test firmware. A prototype area has been provided to the user for adding hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push button switches, a potentiometer for simulated analog input, a thermistor and separate headers for connection to an external LCD module and a keypad. Also provided on the PICDEM 3 demonstration board is a LCD panel, with 4 commons and 12 segments, that is capable of displaying time, temperature and day of the week. The PICDEM 3 demonstration board provides an additional RS-232 interface and Windows software for showing the demultiplexed LCD signals on a PC. A simple serial interface allows the user to construct a hardware demultiplexer for the LCD signals.

12.14 PICDEM 17 Demonstration Board

The PICDEM 17 demonstration board is an evaluation board that demonstrates the capabilities of several Microchip microcontrollers, including PIC17C752, PIC17C756A, PIC17C762 and PIC17C766. All necessary hardware is included to run basic demo programs, which are supplied on a 3.5-inch disk. A programmed sample is included and the user may erase it and program it with the other sample programs using the PRO MATE II device programmer, or the PICSTART Plus development programmer, and easily debug and test the sample code. In addition, the PICDEM 17 demonstration board supports downloading of programs to and executing out of external FLASH memory on board. The PICDEM 17 demonstration board is also usable with the MPLAB ICE in-circuit emulator, or the PICMASTER emulator and all of the sample programs can be run and modified using either emulator. Additionally, a generous prototype area is available for user hardware.

12.15 <u>KeeLog Evaluation and Programming Tools</u>

KEELOQ evaluation and programming tools support Microchip's HCS Secure Data Products. The HCS evaluation kit includes a LCD display to show changing codes, a decoder to decode transmissions and a programming interface to program test transmitters.

TABLE 12-1: DEVELOPMENT TOOLS FROM MICROCHIP

	-1.	_		\ 			TOOLS				, 	l	l	ı —							
WCP2510																					>
MCRFXXX																	^	>	>	>	
нсеххх				>					>						>	>					
93CXX 52CXX/ 54CXX/				>					>												
PIC18CXX2	>		>	>	>			>	>		>										
PIC17C7XX	>	^		>	~			>	>					>							
PIC17C4X	>	>		>	>			>	>	>											
PIC16C9XX	>			>	>	>		>	>			>									
PIC16F8XX	>			>	>		>	>	>												
PIC16C8X	>			>	>	>		>	>	>											
PIC16C7XX	>			>	`	>		>	>												
PIC16C7X	>			>	>	>	*	>	>	7	+										
PIC16F62X	>			>	** >			**	**												
PIC16CXXX	>			>	>	>		>	>	>											
PIC16C6X	>			>	>	>	*	>	>		+										
PIC16C5X	>			>	>	>		>	>	>											
PIC14000	>			>	>			>	>				>								
PIC12CXXX	>			>	>	>		>	>												
	MPLAB® Integrated Development Environment	MPLAB® C17 C Compiler	MPLAB® C18 C Compiler	MPASM™ Assembler/ MPLINK™ Object Linker	MPLAB® ICE In-Circuit Emulator	ICEPIC™ In-Circuit Emulator	MPLAB® ICD In-Circuit Debugger	PICSTART® Plus Entry Level Development Programmer	PRO MATE® II Universal Device Programmer	PICDEM™ 1 Demonstration Board	PICDEM TM 2 Demonstration Board	PICDEM™ 3 Demonstration Board	PICDEM™ 14A Demonstration Board	PICDEM™ 17 Demonstration Board	KEELOQ® Evaluation Kit	KEELoo® Transponder Kit	microlD™ Programmer's Kit	125 kHz microlD™ Developer's Kit	125 kHz Anticollision microlD™ Developer's Kit	13.56 MHz Anticollision microlD™ Developer's Kit	MCP2510 CAN Developer's Kit
				Soft MPA		Jaluma O M	Debugger Debu		Program Unive	PICDE Board	PICDE Board			PICDE Fig. Board					125 k Deve	13.56 micro	MCP.

Contact the Microchip Technology Inc. web site at www.microchip.com for information on how to use the MPLAB® ICD In-Circuit Debugger (DV164001) with PIC16C62, 63, 64, 65, 72, 73, 74, 76, 77. Contact Microchip Technology Inc. for availability date.

Development tool is available on select devices.

NOTES:

13.0 ELECTRICAL SPECIFICATIONS


Absolute Maximum Ratings †

Ambient Temperature under bias	40° to +125°C
Storage Temperature	65° to +150°C
Voltage on any pin with respect to Vss (except VDD and MCLR)	0.6V to VDD +0.6V
Voltage on VDD with respect to Vss	0 to +7.0V
Voltage on RA4 with respect to Vss	8.5V
Voltage on MCLR with respect to Vss (Note 2)	0 to +14V
Voltage on RA4 with respect to Vss	8.5V
Total power Dissipation (Note 1)	1.0W
Maximum Current out of Vss pin	300 mA
Maximum Current into VDD pin	250 mA
Input Clamp Current, Iik (Vi <0 or Vi> VDD)	±20 mA
Output Clamp Current, loк (Vo <0 or Vo>VDD)	±20 mA
Maximum Output Current sunk by any I/O pin	25 mA
Maximum Output Current sourced by any I/O pin	25 mA
Maximum Current sunk by PORTA and PORTB	200 mA
Maximum Current sourced by PORTA and PORTB	200 mA

- Note 1: Power dissipation is calculated as follows: PDIS = VDD x {IDD Σ IOH} + Σ {(VDD-VOH) x IOH} + Σ (VOI x IOL)
 - 2: Voltage spikes below Vss at the MCLR pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100% should be used when applying a "low" level to the MCLR pin, rather than pulling this pin directly to Vss.

† **NOTICE**: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions, above those indicated in the operation listings of this specification, is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.


FIGURE 13-1: PIC16C432 VOLTAGE-FREQUENCY GRAPH, 0°C ≤ TA ≤ +70°C



Note 1: The shaded region indicates the permissible combinations of voltage and frequency.

2: The maximum rated speed of the part limits the permissible combinations of voltage and frequency. Please reference the Product Identification System section for the maximum rated speed of the parts.

FIGURE 13-2: PIC16C432 VOLTAGE-FREQUENCY GRAPH, -40°C ≤ TA < 0°C, +70°C < TA ≤ +125°C



Note 1: The shaded region indicates the permissible combinations of voltage and frequency.

2: The maximum rated speed of the part limits the permissible combinations of voltage and frequency. Please reference the Product Identification System section for the maximum rated speed of the parts.




FIGURE 13-3: PIC16C432 VOLTAGE-FREQUENCY GRAPH, -40°C ≤ TA < +125°C

Note 1: The shaded region indicates the permissible combinations of voltage and frequency.

2: The maximum rated speed of the part limits the permissible combinations of voltage and frequency. Please reference the Product Identification System section for the maximum rated speed of the parts.

13.1 DC CHARACTERISTICS: PIC16C432 (Industrial, Extended)

DC CH	ARACTER	ISTICS		rd Ope			ions (unless otherwise stated) $-40^{\circ}\text{C} \leq \text{TA} \leq +85^{\circ}\text{C}$ for industrial and $-40^{\circ}\text{C} \leq \text{TA} \leq +125^{\circ}\text{C}$ for extended
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
D001	VDD	Supply Voltage	3.0	-	5.5	V	See Figure 13-1 through Figure 13-3
D001A	VBAT	Battery Supply Voltage	8.0	13.8	18	V	
D002	VDR	RAM Data Retention Voltage (Note 1)	-	1.5*	_	V	Device in SLEEP mode
D003	VPOR	VDD start voltage to ensure Power-on Reset	ı	Vss	_	V	See section on Power-on Reset for details
D004	SVDD	VDD rise rate to ensure Power-on Reset	0.05*	_	_	V/ms	See section on Power-on Reset for details
D005	VBOR	Brown-out Detect Voltage	3.7	4.0	4.35	V	BOREN configuration bit is cleared
D010	IDD	Supply Current (Note 2, 4)	-	1.2	2.0	mA	FOSC = 4 MHz, VDD = 5.5V, WDT disabled, XT osc mode, (Note 4)*
			_	0.4	1.2	mA	FOSC = 4 MHz, VDD = 3.0V, WDT disabled, XT osc mode, (Note 4)
			-	1.0	2.0	mA	Fosc = 10 MHz, VDD = 3.0V, WDT disabled, HS osc mode, (Note 6)
			-	4.0	6.0	mA	Fosc = 20 MHz, VDD = 4.5V, WDT disabled, HS osc mode
			-	4.0	7.0	mA	FOSC = 20 MHz, VDD = 5.5V, WDT disabled*, HS osc mode
			-	35	70	μА	Fosc = 32 kHz, VDD = 3.0V, WDT disabled, LP osc mode
D020	IPD	Power-down Current (Note 3)	-	_	2.2	μΑ	VDD = 3.0V
			_	_	5.0	μΑ	VDD = 4.5V*
			_	_	9.0 15	μA μA	VDD = 5.5V VDD = 5.5V Extended
D022	ΔIWDT	WDT Current (Note 5)	_	6.0	10	μΑ	VDD = 4.0V
		,			12	μΑ	(125°C)
D022A	$\Delta IBOR$	Brown-out Reset Current (Note 5)	_	75	125	μA	BOD enabled, VDD = 5.0V
D023	ΔΙCOMP	Comparator Current for each Comparator (Note 5)	_	30	60	μА	VDD = 4.0V
D023A	Δ IVREF	VREF Current (Note 5)	-	80	135	μΑ	VDD = 4.0V
	Δ IEE Write	Operating Current	-		3	mA	Vcc = 5.5V, SCL = 400 kHz
	ΔIEE Read	Operating Current	_		1	mA	
	ΔIEE	Standby Current	_		30	μΑ	Vcc = 3.0V, EE VDD = Vcc
	ΔIEE	Standby Current	_		100	μΑ	VCC = 3.0V, EE VDD = VCC
1A	Fosc	LP Oscillator Operating Frequency	0	_	200	kHz	All temperatures
		RC Oscillator Operating Frequency	0	_	4	MHz	All temperatures
		XT Oscillator Operating Frequency	0	_	4	MHz	All temperatures
		HS Oscillator Operating Frequency	0	_	20	MHz	All temperatures

- * These parameters are characterized but not tested.
- † Data in "Typ" column is at 5.0V, 25°C, unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
 - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption. The test conditions for all IDD measurements in active operation mode are:
 - OSC1 = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD,
 - MCLR = VDD; WDT enabled/disabled as specified.
 - 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or VSs.
 - 4: For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in k Ω .
 - 5: The Δ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.
 - 6: Commercial temperature range only.

13.2 <u>DC CHARACTERISTICS:</u> PIC16C432 (Industrial, Extended)

			Standard Operati	ng Cor	nditions (unles	s oth	nerwise stated)
DC CH	IARACI	TERISTICS	Operating tempera	ture			-85°C for industrial and
0.	.,	Linonios					-125°C for extended
	1		Operating voltage	VDD ra	ange as describ	ed in	DC spec Table 13-1
Parm No.	Sym	Characteristic	Min	Typ†	Max	Unit	Conditions
	VIL	Input Low Voltage					
		I/O ports					
D030		with TTL buffer	Vss	-	0.8V 0.15Vdd	V	VDD = 4.5V to 5.5V, Otherwise
D031		with Schmitt Trigger input	Vss		0.2VDD	V	
D032		MCLR, RA4/T0CKI,OSC1 (in RC mode)	Vss	_	0.2VDD	V	(Note 1)
D033		OSC1 (in XT and HS)	Vss	_	0.3Vpd	V	
		OSC1 (in LP)	Vss	_	0.6Vpp - 1.0	V	
	ViH	Input High Voltage					
		I/O ports					
D040		with TTL buffer	2.0V	-	VDD	V	VDD = 4.5V to 5.5V, Otherwise
			.25VDD + 0.8V		VDD		
D041		with Schmitt Trigger input	0.8VDD		VDD		
D042		MCLR RA4/T0CKI	0.8VDD	-	VDD	V	
D043		OSC1 (XT, HS and LP)	0.7Vpd	-	VDD	V	
D043A		OSC1 (in RC mode)	0.9VDD				(Note 1)
D070	IPURB	PORTB weak pull-up current	50	200	400	μΑ	VDD = 5.0V, VPIN = VSS
		Input Leakage Current					
	lı∟	(Notes 2, 3)			4.0		Man (Man) (Man) (Man)
D 000		I/O ports (Except PORTA)			±1.0	•	VSS ≤ VPIN ≤ VDD, pin at hi-impedance
D060		PORTA	_	_	±0.5		Vss ≤ VPIN ≤ VDD, pin at hi-impedance
D061		RA4/T0CKI	_	_	±1.0	•	Vss ≤ Vpin ≤ Vdd
D063		OSC1, MCLR	_	_	±5.0	μΑ	Vss \leq VPIN \leq VDD, XT, HS and LP osc configuration
	Vol	Output Low Voltage					
D080		I/O ports	_	-	0.6	V	IOL=8.5 mA, VDD=4.5V, -40° to +85°C
			_	_	0.6	V	IOL=7.0 mA, VDD=4.5V, +125°C
D083		OSC2/CLKOUT (RC only)	_	-	0.6	V	IOL=1.6 mA, VDD=4.5V, -40° to +85°C
			_	-	0.6	V	IOL=1.2 mA, VDD=4.5V, +125°C
	Voн	Output High Voltage (Note 3)					
D090		I/O ports (Except RA4)	VDD-0.7	-	_	V	IOH=-3.0 mA, VDD=4.5V, -40° to +85°C
			VDD-0.7	-	_	V	IOH=-2.5 mA, VDD=4.5V, +125°C
D092		OSC2/CLKOUT (RC only)	VDD-0.7	-	-	V	IOH=-1.3 mA, VDD=4.5V, -40° to +85°C
			VDD-0.7	-		٧	IOH=-1.0 mA, VDD=4.5V, +125°C
*D150	Vod	Open-Drain High Voltage			8.5	V	RA4 pin
		Capacitive Loading Specs on Output Pins					
D100	COSC2	OSC2 pin			15	pF	In XT, HS and LP modes when external clock used to drive OSC1
D101	Cıo	All I/O pins/OSC2 (in RC mode)			50	pF	

^{*} These parameters are characterized but not tested.

[†] Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1 pin is a Schmitt Trigger input. It is not recommended that the PIC16C432 be driven with external clock in RC mode.

^{2:} The leakage current on the MCLR pin is strongly dependent on applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

^{3:} Negative current is defined as coming out of the pin.

TABLE 13-1: COMPARATOR SPECIFICATIONS

Operating Conditions: VDD range as described in Table 12-1, -40°C<TA<+125°C.

Param No.	Characteristics	Sym	Min	Тур	Max	Units	Comments
D300	Input Offset Voltage	VIOFF		± 5.0	± 10	mV	
D301	Input Common Mode Voltage	VICM	0		VDD - 1.5	V	
D302	CMRR	CMRR	+55*			db	
300	Response Time ⁽¹⁾	TRESP		150*	400*	ns	PIC16C432
301	Comparator Mode Change to Output Valid	TMC2OV			10*	μs	

^{*} These parameters are characterized but not tested.

Note 1: Response time measured with one comparator input at (VDD - 1.5)/2, while the other input transitions from Vss to VDD.

TABLE 13-2: VOLTAGE REFERENCE SPECIFICATIONS

Operating Conditions: VDD range as described in Table 12-1, -40°C<TA<+125°C.

Param No.	Characteristics	Characteristics Sym Min Typ Max U		Units	Comments		
D310	Resolution	VRES	VDD/24		VDD/32	LSB	
D311	Absolute Accuracy	VRAA			<u>+</u> 1/4 <u>+</u> 1/2	LSB LSB	Low Range (VRR=1) High Range (VRR=0)
D312	Unit Resistor Value (R)	VRur		2K*		W	Figure 9-1
310	Settling Time ⁽¹⁾	TSET			10*	ms	

^{*} These parameters are characterized but not tested.

Note 1: Settling time measured while VRR = 1 and VR<3:0> transitions from 0000 to 1111.

TABLE 13-3: LIN bus TRANSCEIVER OPERATING SPECIFICATIONS

Operating Conditions: VDD range as described in Table 12-1, -40°C<TA<+125°C.

Param No.	Characteristics	Sym	Min	Тур	Max	Units	Comments
D313	VDD Quiescent Operating Current	IDD_LIN	_	_	1	mA	
D314	VBAT Low Power Current	Іват	_	_	50	μΑ	

^{*} These parameters are characterized but not tested.

TABLE 13-4: LIN bus TRANSCEIVER BUS INTERFACE SPECIFICATIONS

Operating Conditions: VDD range as described in Table 12-1, -40°C<TA<+125°C.

Param No.	Characteristics	Sym	Min	Тур	Max	Units	Comments
D315	Low Level Output Current	•		200	mA	VBUS = 12V	
D316	High Level Output Leakage Current	IOH_LIN	-20	_	20	μΑ	VBUS ≥ VBAT; VBUS<40V
D317	Low Level Output Current, Open Ground	IOH_LIN_REVERS	-1	_	1	mA	
D318	Low Level Input Voltage	VIL_LIN	-8	_	0.4VBAT	V	Dominant State
D319	High Level Input Voltage	VIH_LIN	0.6VBAT	_	18	V	Recessive State
D320	Input Hysteresis	VHYS_LIN	0.05VBAT	_	0.1VBAT	V	VIH_LIN - VIL_LIN
D321	Short Circuit Current Limit	ISC_LIN	0.05	_	200	mA	
D322	High Level Output Voltage	VOH_LIN	0.8VBAT	_		V	
D323	Low Level Output Voltage	Vol_LIN		_	0.2VBAT	V	

^{*} These parameters are characterized but not tested.


13.3 **Timing Parameter Symbology**

The timing parameter symbols have been created with one of the following formats:

- 1. TppS2ppS
- 2. TppS

<u> 2. 1990</u>			
T			
F	Frequency	T	Time
Lowerd	case subscripts (pp) and their meanings:		
рр			
ck	CLKOUT	osc	OSC1
io	I/O port	tO	TOCKI
mc	MCLR		
Upperd	case letters and their meanings:		
S			
F	Fall	Р	Period
Н	High	R	Rise
1	Invalid (Hi-impedance)	V	Valid
L	Low	Z	Hi-Impedance

FIGURE 13-4: LOAD CONDITIONS



13.4 <u>Timing Diagrams and Specifications</u>

FIGURE 13-5: EXTERNAL CLOCK TIMING




TABLE 13-5: EXTERNAL CLOCK TIMING REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
1A	Fosc	External CLKIN Frequency	DC		4	MHz	XT and RC osc mode, VDD=5.0V
		(Note 1)	DC	_	20	MHz	HS osc mode
			DC	_	200	kHz	LP osc mode
		Oscillator Frequency	DC	_	4	MHz	RC osc mode, VDD=5.0V
		(Note 1)	0.1	_	4	MHz	XT osc mode
			1	_	20	MHz	HS osc mode
			DC	_	200	kHz	LP osc mode
1	Tosc	External CLKIN Period	250	_	_	ns	XT and RC osc mode
		(Note 1)	50	_	_	ns	HS osc mode
			5	_	_	ms	LP osc mode
		Oscillator Period	250	_	_	ns	RC osc mode
		(Note 1)	250	_	10,000	ns	XT osc mode
			50	_	1,000	ns	HS osc mode
			5			ms	LP osc mode
2	Tcy	Instruction Cycle Time (Note 1)	200	1	DC	ns	Tcy=Fosc/4
3*	TosL,	External Clock in (OSC1) High or	100*	_	_	ns	XT oscillator, Tosc L/H duty cycle
	TosH	Low Time	2*	_	_	ms	LP oscillator, Tosc L/H duty cycle
			20*			ns	HS oscillator, Tosc L/H duty cycle
4*	TosR,	External Clock in (OSC1) Rise or	25*	_	_	ns	XT oscillator
	TosF	Fall Time	50*	_	_	ns	LP oscillator
			15*	_	_	ns	HS oscillator

^{*} These parameters are characterized but not tested.

Note 1: Instruction cycle period (TCY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type, under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1 pin.

When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.

[†] Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 13-6: CLKOUT AND I/O TIMING




TABLE 13-6: CLKOUT AND I/O TIMING REQUIREMENTS

Parameter #	Sym	Characteristic	Min	Тур†	Max	Units
10*	TosH2ckL	OSC1↑ to CLKOUT↓ (1)	_	75	200	ns
11*	TosH2ckH	OSC1↑ to CLKOUT↑ (1)	_	75	200	ns
12*	TckR	CLKOUT rise time ⁽¹⁾	_	35	100	ns
13*	TckF	CLKOUT fall time ⁽¹⁾	_	35	100	ns
14*	TckL2ioV	CLKOUT↓ to Port out valid ⁽¹⁾	_	_	20	ns
15*	TioV2ckH	Port in valid before CLKOUT↑ (1)	Tosc +200 ns	_	_	ns
16*	TckH2ioI	Port in hold after CLKOUT ↑ (1)	0	_	_	ns
17*	TosH2ioV	OSC1↑ (Q1 cycle) to Port out valid	_	50	150	ns
18*	TosH2ioI	OSC1↑ (Q2 cycle) to Port input invalid (I/O in hold time)	100	_	_	ns
19*	TioV2osH	Port input valid to OSC1↑ (I/O in setup time)	0	_	_	ns
20*	TioR	Port output rise time	_	10	40	ns
21*	TioF	Port output fall time		10	40	ns
22*	Tinp	RB0/INT pin high or low time	25	_	_	ns
23	Trbp	RB<7:4> change interrupt high or low time	Tcy	_	_	ns

These parameters are characterized but not tested.

[†] Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested. **Note 1:** Measurements are taken in RC mode where CLKOUT output is 4 x Tosc.

FIGURE 13-7: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP **TIMER TIMING**




FIGURE 13-8: BROWN-OUT RESET TIMING




TABLE 13-7: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
30	TmcL	MCLR Pulse Width (low)	2000	_	_	ns	-40° to +85°C
31	Twdt	Watchdog Timer Time-out Period (No Prescaler)	7*	18	33*	ms	$VDD = 5.0V, -40^{\circ} \text{ to } +85^{\circ}C$
32	Tost	Oscillation Start-up Timer Period	_	1024 Tosc	_	_	Tosc = OSC1 period
33	Tpwrt	Power-up Timer Period	28*	72	132*	ms	$VDD = 5.0V, -40^{\circ} \text{ to } +85^{\circ}C$
34	Tıoz	I/O hi-impedance from MCLR low		_	2.0	ms	
35	TBOR	Brown-out Reset Pulse Width	100*	_	_	ms	$3.7V \le VDD \le 4.3V$

These parameters are characterized but not tested.

Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 13-9: TIMERO CLOCK TIMING




TABLE 13-8: TIMERO CLOCK REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions
40	Tt0H	T0CKI High Pulse Width	No Prescaler	0.5 Tcy + 20*	_	_	ns	
			With Prescaler	10*	_	_	ns	
41	Tt0L	T0CKI Low Pulse Width	No Prescaler	0.5 Tcy + 20*	_	_	ns	
			With Prescaler	10*		_	ns	
42	Tt0P	T0CKI Period		TCY + 40* N	_		ns	N = prescale value (1, 2, 4,, 256)

These parameters are characterized but not tested. Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.


TABLE 13-9: LIN bus AC CHARACTERISTICS

Symbol	Parameter	Min.	Тур.	Max.	Unit	Note
3/4 ^{dV/dt} 3/4	Slope rising and falling edges	1	2		V/µs	
T _{trans_pd}	Propagation delay of transmitter			4	μs	T_{trans_pd} = max(T_{trans_pdr} or T_{trans_pdf})
T _{rec_pd}	Propagation delay of receiver			6	μs	$T_{rec_pd} = max (T_{rec_pdr} \text{ or } T_{rec_pdf})$
T _{rec_sym}	Symmetry of receiver propagation delay rising edge w.r.t. falling edge	-2		2	μs	$T_{rec_sym} = T_{rec_pdf} - T_{rec_pdr}$
T _{trans_sym}	Symmetry of transmitter propagation delay rising edge w.r.t. falling edge	-2		2	μs	$T_{trans_sym} = T_{trans_pdf} - T_{rans_pdr}$

TABLE 13-10: LIN THERMAL CHARACTERISTICS

Symbol	Parameter	Тур.	Max.	Unit	Note
$\Theta_{ m recovery}$	Recovery Temperature	+135		°C	Information Parameter
$\Theta_{ m shutdown}$	Shutdown Temperature	+155		°C	Information Parameter
T _{THERM}	Short Circuit Recovery Time		1.5	ms	Information Parameter

FIGURE 13-10: TIMING DIAGRAM




14.0 PACKAGING INFORMATION

14.1 Package Marking Information

20-Lead CERDIP Windowed Not available at this time

20-Lead SSOP



Example

PIC16C432 -I/218 \$\infty\$ 0007CBP

20-Lead PDIP



Example

PIC16C432/P301 **№** 0007CBP

Legend: XX...X Customer specific information*

YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')


NNN Alphanumeric traceability code

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer specific information.

* Standard marking consists of Microchip part number, year code, week code, and traceability code. For marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

20-Lead Ceramic Dual In-line with Window (JW) - 300 mil (CERDIP) Not available at this time

20-Lead Plastic Shrink Small Outline (SS) - 209 mil, 5.30 mm (SSOP)



	Units		INCHES*		N	11LLIMETERS	3
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		20			20	
Pitch	р		.026			0.65	
Overall Height	Α	.068	.073	.078	1.73	1.85	1.98
Molded Package Thickness	A2	.064	.068	.072	1.63	1.73	1.83
Standoff §	A1	.002	.006	.010	0.05	0.15	0.25
Overall Width	Е	.299	.309	.322	7.59	7.85	8.18
Molded Package Width	E1	.201	.207	.212	5.11	5.25	5.38
Overall Length	D	.278	.284	.289	7.06	7.20	7.34
Foot Length	L	.022	.030	.037	0.56	0.75	0.94
Lead Thickness	С	.004	.007	.010	0.10	0.18	0.25
Foot Angle	ф	0	4	8	0.00	101.60	203.20
Lead Width	В	.010	.013	.015	0.25	0.32	0.38
Mold Draft Angle Top	α	0	5	10	0	5	10
Mold Draft Angle Bottom	β	0	5	10	0	5	10


Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MO-150

Drawing No. C04-072

^{*} Controlling Parameter § Significant Characteristic

20-Lead Plastic Dual In-line (P) - 300 mil (PDIP)



	Units		INCHES*		N	IILLIMETERS	3
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		20			20	
Pitch	р		.100			2.54	
Top to Seating Plane	Α	.140	.155	.170	3.56	3.94	4.32
Molded Package Thickness	A2	.115	.130	.145	2.92	3.30	3.68
Base to Seating Plane	A1	.015			0.38		
Shoulder to Shoulder Width	Е	.295	.310	.325	7.49	7.87	8.26
Molded Package Width	E1	.240	.250	.260	6.10	6.35	6.60
Overall Length	D	1.025	1.033	1.040	26.04	26.24	26.42
Tip to Seating Plane	L	.120	.130	.140	3.05	3.30	3.56
Lead Thickness	С	.008	.012	.015	0.20	0.29	0.38
Upper Lead Width	B1	.055	.060	.065	1.40	1.52	1.65
Lower Lead Width	В	.014	.018	.022	0.36	0.46	0.56
Overall Row Spacing §	eB	.310	.370	.430	7.87	9.40	10.92
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MS-001

Drawing No. C04-019

^{*} Controlling Parameter § Significant Characteristic

APPENDIX A: CODE FOR LIN bus COMMUNICATION

Please check our web site at www.microchip.com for code availability.

NOTES:

INDEX

A	
ADDLW Instruction	61
ADDWF Instruction	-
ANDLW Instruction	-
ANDWF Instruction	
Architectural Overview	7
Assembler MPASM Assembler	74
MPASM Assembler	71
В	
BCF Instruction	62
Block Diagram	
TIMER0	29
TMR0/WDT PRESCALER	
Brown-out Detect (BOD)	
BSF Instruction	
BTFSC Instruction	
BTFSS Instruction	63
C	
CALL Instruction	63
Clocking Scheme/Instruction Cycle	
CLRF Instruction	
CLRW Instruction	
CLRWDT Instruction	64
CMCON Register	
Code Protection	
COMF Instruction	
Comparator Configuration	
Comparator Interrupts	
Comparator Module	
Comparator Operation	
Configuration Bits	
Configuring the Voltage Reference	
Crystal Operation	
_	
D	
Data Memory Organization	
DECF Instruction	
DECFSZ Instruction	64
E	
Errata	2
External Crystal Oscillator Circuit	
•	
G	
General Purpose Register File	
GOTO Instruction	65
I	
I/O Ports	21
I/O Programming Considerations	
ID Locations	
INCF Instruction	
INCFSZ Instruction	
In-Circuit Serial Programming	
Indirect Addressing, INDF and FSR Registers	
Instruction Flow/Pipelining	
Instruction Set	
ADDLW	-
ADDWF	-
ANDLW	-
ANDWF	61

BCF	
BSF	
BTFSC	
BTFSS	
CALL	
CLRF	
CLRW	
CLRWDT	
COMF	
DECF	64
DECFSZ	
GOTO	65
INCF	65
INCFSZ	65
IORLW	65
IORWF	66
MOVF	
MOVLW	
MOVWF	
NOP	
OPTION	
RETFIE	
RETLW	
RETURN	
RLF	
RRF	
SLEEP	
SUBLW	
SUBWF	
SWAPF	
TRIS	
XORLW	
XORWF	
Instruction Set Summary	
	E
INT Interrupt	
INT InterruptINTCON Register	
	16
INTCON Register	. 16 . 53
INTCON Register	53 65
INTCON Register Interrupts IORLW Instruction IORWF Instruction	53 65
INTCON Register	. 16 . 53 . 65
INTCON Register Interrupts IORLW Instruction IORWF Instruction	. 16 . 53 . 65
INTCON Register Interrupts IORLW Instruction IORWF Instruction K KEELOQ Evaluation and Programming Tools	. 16 . 53 . 65
INTCON Register	. 16 . 53 . 65 . 66
INTCON Register	16 53 65 66
INTCON Register	16 53 65 66
INTCON Register	16 53 65 66 74
INTCON Register	16 53 65 66 74
INTCON Register Interrupts IORLW Instruction IORWF Instruction K KEELOQ Evaluation and Programming Tools L LIN bus Hardware Interface LIN bus Interfacing LIN bus Protocol LIN bus Transceiver	16 53 65 66 74
INTCON Register	16 53 65 66 74
INTCON Register Interrupts IORLW Instruction IORWF Instruction K KEELOQ Evaluation and Programming Tools L LIN bus Hardware Interface LIN bus Interfacing LIN bus Protocol LIN bus Transceiver	16 53 65 66 74 27 27 27
INTCON Register Interrupts IORLW Instruction IORWF Instruction K KEELOQ Evaluation and Programming Tools L LIN bus Hardware Interface LIN bus Interfacing LIN bus Protocol LIN bus Transceiver	16 53 65 66 74 27 27 27
INTCON Register	16 53 65 66 74 27 27 27 27
INTCON Register	16 53 65 66 74 27 27 27 27
INTCON Register Interrupts IORLW Instruction IORWF Instruction K KEELOQ Evaluation and Programming Tools L LIN bus Hardware Interface LIN bus Interfacing LIN bus Protocol LIN bus Transceiver M MOVF Instruction MOVLW Instruction MOVLW Instruction MOVWF Instruction MOVWF Instruction MPLAB Integrated Development Environment Software	16 53 65 66 74 27 27 27 27
INTCON Register	16 53 65 66 74 27 27 27 27
INTCON Register Interrupts IORLW Instruction IORWF Instruction K KEELOQ Evaluation and Programming Tools L LIN bus Hardware Interface LIN bus Interfacing LIN bus Protocol LIN bus Transceiver M MOVF Instruction MOVLW Instruction MOVLW Instruction MOVWF Instruction MOVWF Instruction MPLAB Integrated Development Environment Software	166 53 65 66 74 27 27 27 27 27 27
INTCON Register Interrupts IORLW Instruction IORWF Instruction K KEELOQ Evaluation and Programming Tools L LIN bus Hardware Interface LIN bus Interfacing LIN bus Protocol LIN bus Transceiver M MOVF Instruction MOVLW Instruction MOVLW Instruction MOVWF Instruction MPLAB Integrated Development Environment Software N NOP Instruction	166 53 65 66 74 27 27 27 27 27 27
INTCON Register Interrupts IORLW Instruction IORWF Instruction K KEELOQ Evaluation and Programming Tools L LIN bus Hardware Interface LIN bus Interfacing LIN bus Protocol LIN bus Transceiver M MOVF Instruction MOVLW Instruction MOVLW Instruction MOVWF Instruction MOVLAB Integrated Development Environment Software N	166 53 65 66 74 27 27 27 27 27 27
INTCON Register Interrupts IORLW Instruction IORWF Instruction K KEELOQ Evaluation and Programming Tools L LIN bus Hardware Interface LIN bus Interfacing LIN bus Protocol LIN bus Transceiver M MOVF Instruction MOVLW Instruction MOVLW Instruction MOVWF Instruction MPLAB Integrated Development Environment Software N NOP Instruction	166 53 66 66 74 27 27 27 27 66 66 71
INTCON Register Interrupts IORLW Instruction IORWF Instruction K KEELOQ Evaluation and Programming Tools L LIN bus Hardware Interface LIN bus Interfacing LIN bus Protocol LIN bus Transceiver M MOVF Instruction MOVLW Instruction MOVLW Instruction MOVWF Instruction MPLAB Integrated Development Environment Software N NOP Instruction O	166 53 66 66 74 27 27 27 27 66 66 71
INTCON Register Interrupts IORLW Instruction IORWF Instruction K KEELOQ Evaluation and Programming Tools L LIN bus Hardware Interface LIN bus Interfacing LIN bus Protocol LIN bus Transceiver M MOVF Instruction MOVLW Instruction MOVLW Instruction MOVWF Instruction MPLAB Integrated Development Environment Software N NOP Instruction O One-Time-Programmable (OTP) Devices	16 53 65 66 74 27 27 27 27 66 66 71
INTCON Register Interrupts IORLW Instruction IORWF Instruction K KEELOQ Evaluation and Programming Tools L LIN bus Hardware Interface LIN bus Interfacing LIN bus Protocol LIN bus Transceiver M MOVF Instruction MOVLW Instruction MOVLW Instruction MOVWF Instruction MPLAB Integrated Development Environment Software N NOP Instruction O One-Time-Programmable (OTP) Devices OPTION Instruction OPTION Register	165 53 65 66 74 27 27 27 27 27 66 66 67 15
INTCON Register Interrupts IORLW Instruction IORWF Instruction K KEELOQ Evaluation and Programming Tools L LIN bus Hardware Interface LIN bus Interfacing LIN bus Protocol LIN bus Transceiver M MOVF Instruction MOVLW Instruction MOVLW Instruction MOVWF Instruction MPLAB Integrated Development Environment Software N NOP Instruction O One-Time-Programmable (OTP) Devices OPTION Instruction	165 656 666 74 27 27 27 27 27 666 666 71 67 15

P	
Package Marking Information	91
Packaging Information	
PCL and PCLATH	
PCON Register	
PICDEM 1 Low-Cost PICmicro Demo Board	
PICDEM 2 Low-Cost PIC16CXX Demo Board	
PICDEM 3 Low-Cost PIC16CXXX Demo Board	
PICSTART Plus Entry Level Development System	
PIE1 Register	
Pinout Description	
PIR1 Register	
Port RB Interrupt	
PORTA	
PORTB	
Power Control/Status Register (PCON)	
Power-down Mode (SLEEP)	
Power-on Reset (POR)	
Time-out (TO Bit)	
Power-up Timer (PWRT)	
Prescaler	
PRO MATE II Universal Programmer	73
Program Memory Organization	11
Q	
~	_
Quick-Turn-Programming (QTP) Devices	5
R	
RC Oscillator	
RESET	
RETFIE Instruction	
RETLW Instruction	
RETURN Instruction	
RLF Instruction	
RRF Instruction	68
S	
Serialized Quick-Turn-Programming (SQTP) Devices	
SLEEP Instruction	
Software Simulator (MPLAB-SIM)	
Special Features of the CPU	
Special Function Registers	12
Stack	19
STATUS Register	
DC Bit	
IRP Bit	14
TO Bit	14
Z Bit	
Status Register	
SUBLW Instruction	
SUBWF Instruction	
SWAPF Instruction	

1	
Thermal Shut-down	27
Timer0	
TIMER0	29
TIMER0 (TMR0) Interrupt	29
TIMER0 (TMR0) Module	29
TMR0 with External Clock	31
Timer1	
Switching Prescaler Assignment	
Timing Diagrams and Specifications	
TMR0 Interrupt	
TRIS Instruction	-
TRISA	
TRISB	24
V	
Voltage Reference Module	41
VRCON Register	
W	
Watchdog Timer (WDT)	55
WWW, On-Line Support	
X	
XORLW Instruction	70
XORWF Instruction	70

ON-LINE SUPPORT

Microchip provides on-line support on the Microchip World Wide Web (WWW) site.

The web site is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape or Microsoft Explorer. Files are also available for FTP download from our FTP site.

Connecting to the Microchip Internet Web Site

The Microchip web site is available by using your favorite Internet browser to attach to:

www.microchip.com

The file transfer site is available by using an FTP service to connect to:

ftp://ftp.microchip.com

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- · Latest Microchip Press Releases
- Technical Support Section with Frequently Asked Questions
- Design Tips
- Device Errata
- Job Postings
- · Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products
- Conferences for products, Development Systems, technical information and more
- · Listing of seminars and events

Systems Information and Upgrade Hot Line

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive any currently available upgrade kits. The Hot Line Numbers are:

1-800-755-2345 for U.S. and most of Canada, and

1-480-792-7302 for the rest of the world.

001024

Trademarks: The Microchip name, logo, PIC, PICmicro, PICMASTER, PICSTART, PRO MATE, KEELOQ, SEEVAL, MPLAB and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. Total Endurance, ICSP, In-Circuit Serial Programming, FilterLab, MXDEV, microID, FlexROM, fuzzyLAB, MPASM, MPLINK, MPLIB, PICDEM, ICEPIC and Migratable Memory are trademarks and SQTP is a service mark of Microchip in the U.S.A.

All other trademarks mentioned herein are the property of their respective companies.

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this Data Sheet.

To:	Technical Publications Manager	Total Pages Sent
RE:	Reader Response	
Fror	m: Name	
	Company	
	<u></u>	
		FAX: ()
	lication (optional):	
Wou	uld you like a reply?YN	
Dev	rice: PIC16C432 Literature	Number: DS41140A
Que	estions:	
		10
1.	What are the best features of this documer	it?
2	How does this document meet your hardwa	are and software development needs?
	Tion does the doesnot meet your hardwe	and donward development needs.
3.	Do you find the organization of this data sh	eet easy to follow? If not, why?
4.	What additions to the data sheet do you thi	nk would enhance the structure and subject?
5.	What deletions from the data sheet could b	e made without affecting the overall usefulness?
6.	Is there any incorrect or misleading information	ation (what and where)?
7.	How would you improve this document?	
8.	How would you improve our software, syste	ems, and silicon products?

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO. Device	X /XX XXX Temperature Package Pattern Range	Examples: a) PIC16C432/P301 = Commercial temp., PDIP package, 4 MHz, normal VDD limits, QTP pattern #301. b) PIC16C432-I/SS = Industrial temp., SSOP
Device	PIC16C432: VDD range 3.0V to 5.5V PIC16C432T: VDD range 3.0V to 5.5V (Tape an	package, 4 MHz, Industrial VDD limits.
Temperature Range	I = -40°C to +85°C E = -40°C to +125°C	
Package	SS = SSOP JW* = Windowed CERDIP	
Pattern	3-Digit Pattern Code for QTP (blank otherwise)	

^{*} JW Devices are UV erasable and can be programmed to any device configuration. JW Devices meet the electrical requirement of each oscillator type.

Sales and Support

Data Sheets

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

- 1. Your local Microchip sales office
- 2. The Microchip Corporate Literature Center U.S. FAX: (480) 792-7277
- 3. The Microchip Worldwide Site (www.microchip.com)

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

New Customer Notification System

 $Register \ on \ our \ web \ site \ (www.microchip.com/cn) \ to \ receive \ the \ most \ current \ information \ on \ our \ products.$

NOTES:

NOTES:



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: 480-792-7627 Web Address: http://www.microchip.com

Rocky Mountain

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7966 Fax: 480-792-7456

Atlanta

500 Sugar Mill Road, Suite 200B Atlanta, GA 30350 Tel: 770-640-0034 Fax: 770-640-0307

Boston

2 Lan Drive, Suite 120 Westford, MA 01886 Tel: 978-692-3848 Fax: 978-692-3821

Chicago

333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075

Dallas

4570 Westgrove Drive, Suite 160 Addison, TX 75001 Tel: 972-818-7423 Fax: 972-818-2924

Dayton

Two Prestige Place, Suite 130 Miamisburg, OH 45342 Tel: 937-291-1654 Fax: 937-291-9175

Detroit

Tri-Atria Office Building 32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334 Tel: 248-538-2250 Fax: 248-538-2260

Los Angeles

18201 Von Karman, Suite 1090 Irvine, CA 92612 Tel: 949-263-1888 Fax: 949-263-1338

New York

150 Motor Parkway, Suite 202 Hauppauge, NY 11788 Tel: 631-273-5305 Fax: 631-273-5335

San Jose

Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955

6285 Northam Drive, Suite 108 Mississauga, Ontario L4V 1X5, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

China - Beijing

Microchip Technology Beijing Office Unit 915

New China Hong Kong Manhattan Bldg. No. 6 Chaoyangmen Beidajie Beijing, 100027, No. China Tel: 86-10-85282100 Fax: 86-10-85282104

China - Shanghai

Microchip Technology Shanghai Office Room 701, Bldg. B Far East International Plaza No. 317 Xian Xia Road Shanghai, 200051

Tel: 86-21-6275-5700 Fax: 86-21-6275-5060

Hong Kong

Microchip Asia Pacific RM 2101, Tower 2, Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

India

Microchip Technology Inc. India Liaison Office Divyasree Chambers 1 Floor, Wing A (A3/A4) No. 11, O'Shaugnessey Road Bangalore, 560 025, India Tel: 91-80-2290061 Fax: 91-80-2290062

Japan

Microchip Technology Intl. Inc. Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa, 222-0033, Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea

Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Tel: 82-2-554-7200 Fax: 82-2-558-5934

ASIA/PACIFIC (continued)

Singapore

Microchip Technology Singapore Pte Ltd. 200 Middle Road #07-02 Prime Centre Singapore, 188980

Tel: 65-334-8870 Fax: 65-334-8850

Taiwan

Microchip Technology Taiwan 11F-3, No. 207 Tung Hua North Road Taipei, 105, Taiwan Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

EUROPE

Denmark

Microchip Technology Denmark ApS Regus Business Centre Lautrup hoj 1-3 Ballerup DK-2750 Denmark

Tel: 45 4420 9895 Fax: 45 4420 9910

France

Arizona Microchip Technology SARL Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - Ier Etage 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany

Arizona Microchip Technology GmbH Gustav-Heinemann Ring 125 D-81739 Munich, Germany Tel: 49-89-627-144 0 Fax: 49-89-627-144-44

Italy

Arizona Microchip Technology SRL Centro Direzionale Colleoni Palazzo Taurus 1 V. Le Colleoni 1 20041 Agrate Brianza Milan, Italy

Tel: 39-039-65791-1 Fax: 39-039-6899883


United Kingdom

Arizona Microchip Technology Ltd. 505 Eskdale Road Winnersh Triangle Wokingham Berkshire, England RG41 5TU Tel: 44 118 921 5869 Fax: 44-118 921-5820



Microchip received QS-9000 quality system certification for its worldwide headquarters design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs, KEELoo® code hopping devices, Serial EEPROMs and microperipheral products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.

All rights reserved. © 2000 Microchip Technology Incorporated. Printed in the USA. 11/00 Printed on recycled paper.



Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, except as maybe explicitly expressed herein, under any intellectual property rights. The Microchip logo and name are registered trademarks of Microchip Technology Inc. in the U.S.A. and other countries. All rights reserved. All other trademarks mentioned herein are the property of their respective companies.