



3.3V CMOS 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS AND BUS-HOLD

IDT74ALVCHR16500

FEATURES:

- 0.5 MICRON CMOS Technology
- Typical $t_{sk(0)}$ (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- 0.635mm pitch SSOP, 0.50mm pitch TSSOP, and 0.40mm pitch TVSOP packages
- Extended commercial range of -40°C to $+85^{\circ}\text{C}$
- $V_{CC} = 3.3\text{V} \pm 0.3\text{V}$, Normal Range
- $V_{CC} = 2.7\text{V}$ to 3.6V , Extended Range
- $V_{CC} = 2.5\text{V} \pm 0.2\text{V}$
- CMOS power levels (0.4 μW typ. static)
- Rail-to-Rail output swing for increased noise margin

Drive Features for ALVCHR16500:

- Balanced Output Drivers: $\pm 12\text{mA}$
- Low switching noise

APPLICATIONS:

- 3.3V High Speed Systems
- 3.3V and lower voltage computing systems


DESCRIPTION:

This 18-bit universal bus transceiver is built using advanced dual metal CMOS technology. Data flow in each direction is controlled by output-enable ($\overline{\text{OEAB}}$ and $\overline{\text{OEBA}}$), latch enable ($\overline{\text{LEAB}}$ and $\overline{\text{LEBA}}$) and clock ($\overline{\text{CLKAB}}$ and $\overline{\text{CLKBA}}$) inputs. For A-to-B data flow, the device operates in transparent mode when $\overline{\text{LEAB}}$ is high. When $\overline{\text{LEAB}}$ is LOW, the A data is latched if $\overline{\text{CLKAB}}$ is held at a high or low logic level. If $\overline{\text{LEAB}}$ is LOW, the A bus data is stored in the latch/flip-flop on the high-to-low transition of $\overline{\text{CLKAB}}$. $\overline{\text{OEAB}}$ performs the output enable function on the B port. Data flow from B port to A port is similar but requires using $\overline{\text{OEBA}}$, $\overline{\text{LEBA}}$ and $\overline{\text{CLKBA}}$. Flow-through organization of signal pins simplifies layout. All inputs are designed with hysteresis for improved noise margin.


The ALVCHR16500 has series resistors in the device output structure which will significantly reduce line noise when used with light loads. This driver has been designed to drive $\pm 12\text{mA}$ at the designated threshold levels.

The ALVCHR16500 has "bus-hold" which retains the inputs' last state whenever the input bus goes to a high impedance. This prevents floating inputs and eliminates the need for pull-up/down resistors.

Functional Block Diagram



PIN CONFIGURATION



SSOP/
TSSOP/TVSOP
TOP VIEW

ABSOLUTE MAXIMUM RATING (1)

Symbol	Description	Max.	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	- 0.5 to + 4.6	V
VTERM ⁽³⁾	Terminal Voltage with Respect to GND	- 0.5 to VCC + 0.5	V
TSTG	Storage Temperature	- 65 to + 150	°C
IOUT	DC Output Current	- 50 to + 50	mA
I _{IK}	Continuous Clamp Current, V _I < 0 or V _I > VCC	± 50	mA
I _{OK}	Continuous Clamp Current, V _O < 0	- 50	mA
I _{CC}	Continuous Current through each VCC or GND	± 100	mA

NEW16link

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- VCC terminals.
- All terminals except VCC.

CAPACITANCE (T_A = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Typ.	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	5	7	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	7	9	pF
C _{I/O}	I/O Port Capacitance	V _{IN} = 0V	7	9	pF

NEW16link

NOTE:

- As applicable to the device type.

FUNCTION TABLE (1, 2)

Inputs				Outputs
OEAB	LEAB	CLKAB	A _x	B _x
L	X	X	X	Z
H	H	X	L	L
H	H	X	H	H
H	L	↓	L	L
H	L	↓	H	H
H	L	H	X	B _O ⁽³⁾
H	L	L	X	B _O ⁽⁴⁾

NOTES:

- A-to-B data flow is shown. B-to-A data flow is similar but uses OEBA, LEBA, and CLKBA.
- H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care
Z = High-Impedance
↓ = HIGH-to-LOW Transition
- Output level before the indicated steady-state input conditions were established
- Output level before the indicated steady-state input conditions were established, provided that CLKAB was low before LEAB went low.

PIN DESCRIPTION

Pin Names	Description
OEAB	A-to-B Output Enable Input
$\overline{\text{OEBA}}$	B-to-A Output Enable Input (Active LOW)
LEAB	A-to-B Latch Enable Input
LEBA	B-to-A Latch Enable Input
$\overline{\text{CLKAB}}$	A-to-B Clock Input (Active LOW)
$\overline{\text{CLKBA}}$	B-to-A Clock Input (Active LOW)
Ax	A-to-B Data Inputs or B-to-A 3-State Outputs ⁽¹⁾
Bx	B-to-A Data Inputs or A-to-B 3-State Outputs ⁽¹⁾

NOTE:

- These pins have "Bus-Hold." All other pins are standard inputs, outputs, or I/Os.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: TA = - 40°C to +85°C

Symbol	Parameter	Test Conditions		Min.	Typ. ⁽¹⁾	Max.	Unit
VIH	Input HIGH Voltage Level	VCC = 2.3V to 2.7V		1.7	—	—	V
		VCC = 2.7V to 3.6V		2	—	—	
VIL	Input LOW Voltage Level	VCC = 2.3V to 2.7V		—	—	0.7	V
		VCC = 2.7V to 3.6V		—	—	0.8	
IIH	Input HIGH Current	VCC = 3.6V	VI = VCC	—	—	± 5	μA
IIL	Input LOW Current	VCC = 3.6V	VI = GND	—	—	± 5	
IOZH IOZL	High Impedance Output Current (3-State Output pins)	VCC = 3.6V	VO = VCC	—	—	± 10	μA
			VO = GND	—	—	± 10	μA
VIK	Clamp Diode Voltage	VCC = 2.3V, IIN = - 18mA		—	- 0.7	- 1.2	V
VH	Input Hysteresis	VCC = 3.3V		—	100	—	mV
ICCL ICCH ICCZ	Quiescent Power Supply Current	VCC = 3.6V VIN = GND or VCC		—	0.1	40	μA
ΔICC	Quiescent Power Supply Current Variation	One input at VCC - 0.6V, other inputs at VCC or GND		—	—	750	μA

NEW!link

NOTE:

- Typical values are at VCC = 3.3V, +25°C ambient.

BUS-HOLD CHARACTERISTICS

Symbol	Parameter ⁽¹⁾	Test Conditions		Min.	Typ. ⁽²⁾	Max.	Unit
IBHH IBHL	Bus-Hold Input Sustain Current	V _{CC} = 3.0V	V _I = 2.0V V _I = 0.8V	– 75 75	— —	— —	μA
IBHH IBHL	Bus-Hold Input Sustain Current	V _{CC} = 2.3V	V _I = 1.7V V _I = 0.7V	– 45 45	— —	— —	μA
IBHHO IBHLO	Bus-Hold Input Overdrive Current	V _{CC} = 3.6V	V _I = 0 to 3.6V	—	—	± 500	μA

NEW16link

NOTES:

1. Pins with Bus-hold are identified in the pin description.
2. Typical values are at V_{CC} = 3.3V, +25°C ambient.

OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Max.	Unit
VOH	Output HIGH Voltage	V _{CC} = 2.3V to 3.6V	I _{OH} = – 0.1mA	V _{CC} – 0.2	—	V
		V _{CC} = 2.3V	I _{OH} = – 4mA	1.9	—	
			I _{OH} = – 6mA	1.7	—	
		V _{CC} = 2.7V	I _{OH} = – 4mA	2.2	—	
			I _{OH} = – 8mA	2	—	
		V _{CC} = 3.0V	I _{OH} = – 6mA	2.4	—	
			I _{OH} = – 12mA	2	—	
VOL	Output LOW Voltage	V _{CC} = 2.3V to 3.6V	I _{OL} = 0.1mA	—	0.2	V
		V _{CC} = 2.3V	I _{OL} = 4mA	—	0.4	
			I _{OL} = 6mA	—	0.55	
		V _{CC} = 2.7V	I _{OL} = 4mA	—	0.4	
			I _{OL} = 8mA	—	0.6	
		V _{CC} = 3.0V	I _{OL} = 6mA	—	0.55	
			I _{OL} = 12mA	—	0.8	

NEW16link

NOTE:

1. V_{IH} and V_{IL} must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate V_{CC} range. T_A = – 40°C to + 85°C.

OPERATING CHARACTERISTICS, T_A = 25°C

Symbol	Parameter	Test Conditions	V _{CC} = 2.5V ± 0.2V	V _{CC} = 3.3V ± 0.3V	Unit
			Typical	Typical	
CPD	Power Dissipation Capacitance Outputs enabled	C _L = 0pF, f = 10Mhz	—	—	pF
CPD	Power Dissipation Capacitance Outputs disabled		—	—	pF

SWITCHING CHARACTERISTICS ⁽¹⁾

Symbol	Parameter	V _{CC} = 2.5V ± 0.2V		V _{CC} = 2.7V		V _{CC} = 3.3V ± 0.3V		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
f _{MAX}		150	—	150	—	150	—	MHz
t _{PLH} t _{PHL}	Propagation Delay Ax to Bx or Bx to Ax	1	6.2	—	5.4	—	4.5	ns
t _{PLH} t _{PHL}	Propagation Delay LEBA to Ax or LEAB to Bx	1	7	—	6.2	1	5.3	ns
t _{PLH} t _{PHL}	Propagation Delay CLKBA to Ax or CLKAB to Bx	1	7.7	—	7.3	1.1	6.1	ns
t _{PZH} t _{PZL}	Output Enable Time OEBA to Ax	1	7.2	—	6.9	1	5.8	ns
t _{PZH} t _{PZL}	Output Enable Time OEAB to Bx	1	6.7	—	6.1	1	5.2	ns
t _{PHZ} t _{PLZ}	Output Disable Time OEBA to Ax	1	6.1	—	5.1	1	4.8	ns
t _{PHZ} t _{PLZ}	Output Disable Time OEAB to Bx	1.7	6.8	—	6.2	1.5	5.5	ns
t _{SU}	Setup Time, data before $\overline{\text{CLK}}\downarrow$	1.7	—	1.4	—	1.3	—	ns
t _H	Hold Time, data after $\overline{\text{CLK}}\downarrow$	1.7	—	1.6	—	1.3	—	ns
t _{SU}	Setup Time, data before $\overline{\text{LE}}\downarrow$	$\overline{\text{CLK}}\text{ LOW}$	1.9	—	1.6	—	1.4	ns
		$\overline{\text{CLK}}\text{ HIGH}$	1.1	—	1	—	1	ns
t _H	Hold Time, data after $\overline{\text{LE}}\downarrow$	$\overline{\text{CLK}}\text{ LOW}$	1.6	—	1.5	—	1.2	ns
		$\overline{\text{CLK}}\text{ HIGH}$	2	—	1.8	—	1.5	ns
t _w	Pulse Width, LE HIGH	3.3	—	3.3	—	3.3	—	ns
t _w	Pulse Width, $\overline{\text{CLK}}$ HIGH or LOW	3.3	—	3.3	—	3.3	—	ns
t _{sk(o)}	Output Skew ⁽²⁾	—	—	—	—	—	500	ps

NOTES:

- See test circuits and waveforms. T_A = – 40°C to + 85°C.
- Skew between any two outputs of the same package and switching in the same direction.


TEST CIRCUITS AND WAVEFORMS:

TEST CONDITIONS

Symbol	$V_{CC}^{(1)} = 3.3V \pm 0.3V$	$V_{CC}^{(1)} = 2.7V$	$V_{CC}^{(2)} = 2.5V \pm 0.2V$	Unit
V_{LOAD}	6	6	$2 \times V_{CC}$	V
V_{IH}	2.7	2.7	V_{CC}	V
V_T	1.5	1.5	$V_{CC} / 2$	V
V_{LZ}	300	300	150	mV
V_{HZ}	300	300	150	mV
C_L	50	50	30	pF


NEW16link

PROPAGATION DELAY




ALVC Link

TEST CIRCUITS FOR ALL OUTPUTS



ALVC Link

ENABLE AND DISABLE TIMES




ALVC Link

SWITCH POSITION

Test	Switch
Open Drain Disable Low Enable Low	V_{LOAD}
Disable High Enable High	GND
All Other tests	Open

OUTPUT SKEW - $t_{SK}(x)$




$$t_{SK}(x) = |t_{PLH2} - t_{PLH1}| \text{ or } |t_{PHL2} - t_{PHL1}|$$

ALVC Link


NOTES:

- For $t_{SK}(o)$ OUTPUT1 and OUTPUT2 are any two outputs.
- For $t_{SK}(b)$ OUTPUT1 and OUTPUT2 are in the same bank.

SET-UP, HOLD, AND RELEASE TIMES



ALVC Link



ALVC Link

ORDERING INFORMATION

IDT	XX	ALVC	X	XXX	XXX	XX	
	Temp. Range		Bus-Hold	Family	Device Type	Package	
						PV	Shrink Small Outline Package (SO56-1)
						PA	Thin Shrink Small Outline Package (SO56-2)
						PF	Thin Very Small Outline Package (SO56-3)
					500		18-Bit Universal Bus Transceiver with 3-State Outputs
					R16		Double-Density with Resistors, $\pm 12\text{mA}$
					H		Bus-Hold
					74		-40°C to $+85^{\circ}\text{C}$



CORPORATE HEADQUARTERS
 2975 Stender Way
 Santa Clara, CA 95054

for SALES:
 800-345-7015 or 408-727-6116
 fax: 408-492-8674
www.idt.com*

*To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2.
 The IDT logo is a registered trademark of Integrated Device Technology, Inc.