

# Si6923DQ

## P-Channel 2.5V Specified PowerTrench® MOSFET with Schottky Diode

### General Description



This P-Channel 2.5V specified MOSFET is a rugged gate version of Fairchild Semiconductor's advanced PowerTrench process. It is combined with a low forward drop Schottky diode which is isolated from the MOSFET, providing a compact power solution for asynchronous DC/DC converter applications.

### Applications

- DC/DC conversion

### Features

- 3.5 A, -20 V.  $R_{DS(ON)} = 0.045 \Omega$  @  $V_{GS} = -4.5 \text{ V}$   
 $R_{DS(ON)} = 0.075 \Omega$  @  $V_{GS} = -2.5 \text{ V}$
- $V_F < 0.55 \text{ V}$  @ 1 A
- High performance trench technology for extremely low  $R_{DS(ON)}$
- Low profile TSSOP-8 package



### MOSFET Absolute Maximum Ratings

$T_A=25^\circ\text{C}$  unless otherwise noted

Symbol	Parameter	Ratings	Units
$V_{DSS}$	Drain-Source Voltage	-20	V
$V_{GSS}$	Gate-Source Voltage	$\pm 12$	V
$I_D$	Drain Current – Continuous (Note 1)	-3.5	A
	– Pulsed	-30	
$P_D$	MOSFET Power Dissipation (minimum pad) (Note 1)	1.2	W
	Schottky Power Dissipation (minimum pad) (Note 1)	1.0	
$T_J, T_{STG}$	Operating and Storage Junction Temperature Range	-55 to +150	°C

### Schottky Maximum Ratings

$V_{RRM}$	Repetitive Peak Reverse Voltage	20	V
$I_F$	Average Forward Current	1.5	A
$I_{FM}$	Peak Forward Current	30	A

### Thermal Characteristics

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (minimum pad)	MOSFET: 115 Schottky: 130	°C/W
(Note 1)			

### Package Marking and Ordering Information


Device Marking	Device	Reel Size	Tape width	Quantity
6923	Si6923DQ	13"	16mm	3000 units

## Electrical Characteristics


$T_A = 25^\circ\text{C}$  unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
<b>Off Characteristics</b>						
$\text{BV}_{\text{DSS}}$	Drain–Source Breakdown Voltage	$V_{\text{GS}} = 0 \text{ V}$ , $I_D = -250 \mu\text{A}$	-20			V
$\frac{\Delta \text{BV}_{\text{DSS}}}{\Delta T_J}$	Breakdown Voltage Temperature Coefficient	$I_D = -250 \mu\text{A}$ , Referenced to $25^\circ\text{C}$		-16		$\text{mV}/^\circ\text{C}$
$I_{\text{DSS}}$	Zero Gate Voltage Drain Current	$V_{\text{DS}} = -16 \text{ V}$ , $V_{\text{GS}} = 0 \text{ V}$			-1	$\mu\text{A}$
$I_{\text{GSSF}}$	Gate–Body Leakage, Forward	$V_{\text{GS}} = -12 \text{ V}$ , $V_{\text{DS}} = 0 \text{ V}$			-100	nA
$I_{\text{GSSR}}$	Gate–Body Leakage, Reverse	$V_{\text{GS}} = 12 \text{ V}$ , $V_{\text{DS}} = 0 \text{ V}$			100	nA
<b>On Characteristics</b> (Note 2)						
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{\text{DS}} = V_{\text{GS}}$ , $I_D = -250 \mu\text{A}$	-0.6	-1.0	-1.5	V
$\frac{\Delta V_{\text{GS(th)}}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	$I_D = -250 \mu\text{A}$ , Referenced to $25^\circ\text{C}$		3		$\text{mV}/^\circ\text{C}$
$R_{\text{DS(on)}}$	Static Drain–Source On–Resistance	$V_{\text{GS}} = -4.5 \text{ V}$ , $I_D = -3.5 \text{ A}$ $V_{\text{GS}} = -2.5 \text{ V}$ , $I_D = -2.7 \text{ A}$ $V_{\text{GS}} = -4.5 \text{ V}$ , $I_D = -3.5 \text{ A}$ , $T_J = 125^\circ\text{C}$		36 56 49	45 75 72	$\text{m}\Omega$
$I_{\text{D(on)}}$	On–State Drain Current	$V_{\text{GS}} = -4.5 \text{ V}$ , $V_{\text{DS}} = -5 \text{ V}$	-15			A
$g_{\text{FS}}$	Forward Transconductance	$V_{\text{DS}} = -5 \text{ V}$ , $I_D = -3.5 \text{ A}$			13.2	S
<b>Dynamic Characteristics</b>						
$C_{\text{iss}}$	Input Capacitance	$V_{\text{DS}} = -10 \text{ V}$ , $V_{\text{GS}} = 0 \text{ V}$ , $f = 1.0 \text{ MHz}$			1015	pF
$C_{\text{oss}}$	Output Capacitance				446	pF
$C_{\text{rss}}$	Reverse Transfer Capacitance				118	pF
<b>Switching Characteristics</b> (Note 2)						
$t_{\text{d(on)}}$	Turn–On Delay Time	$V_{\text{DD}} = -5 \text{ V}$ , $I_D = -1 \text{ A}$ , $V_{\text{GS}} = -4.5 \text{ V}$ , $R_{\text{GEN}} = 6 \Omega$			11	ns
$t_r$	Turn–On Rise Time				18	ns
$t_{\text{d(off)}}$	Turn–Off Delay Time				34	ns
$t_f$	Turn–Off Fall Time				34	ns
$Q_g$	Total Gate Charge	$V_{\text{DS}} = -5 \text{ V}$ , $I_D = -3.5 \text{ A}$ , $V_{\text{GS}} = -4.5 \text{ V}$			9.7	nC
$Q_{\text{gs}}$	Gate–Source Charge				2.2	nC
$Q_{\text{gd}}$	Gate–Drain Charge				2.4	nC
<b>Drain–Source Diode Characteristics and Maximum Ratings</b>						
$I_S$	Maximum Continuous Drain–Source Diode Forward Current				-1.25	A
$V_{\text{SD}}$	Drain–Source Diode Forward Voltage	$V_{\text{GS}} = 0 \text{ V}$ , $I_S = -1.25 \text{ A}$ (Note 2)		-0.6	-1.2	V
$I_{\text{GSSR}}$	Gate–Body Leakage, Reverse	$V_{\text{GS}} = 12 \text{ V}$ , $V_{\text{DS}} = 0 \text{ V}$			100	nA
<b>Schottky Diode Characteristics</b>						
$I_R$	Reverse Leakage	$V_R = 20\text{V}$	$T_J=25^\circ\text{C}$		0.6	$\mu\text{A}$
			$T_J=125^\circ\text{C}$		1	mA
$V_F$	Forward Voltage	$I_F = 1\text{A}$	$T_J=25^\circ\text{C}$		0.48	0.55
			$T_J=125^\circ\text{C}$		0.42	0.50
$C_T$	Junction Capacitance	$V_R = 10\text{V}$			50	pF
<b>Notes:</b>						
1. $R_{\text{OJA}}$ is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{\text{OJC}}$ is guaranteed by design while $R_{\text{OCA}}$ is determined by the user's board design.						
2. Pulse Test: Pulse Width < 300μs, Duty Cycle < 2.0%						


## Typical Characteristics




**Figure 1. On-Region Characteristics.**




**Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.**




**Figure 3. On-Resistance Variation with Temperature.**



**Figure 4. On-Resistance Variation with Gate-to-Source Voltage.**



**Figure 5. Transfer Characteristics.**



**Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.**

## Typical Characteristics




Figure 7. Gate Charge Characteristics.




Figure 8. Capacitance Characteristics.




Figure 9. Schottky Diode Forward Voltage.




Figure 10. Schottky Diode Reverse Current.




Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1.  
Transient thermal response will change depending on the circuit board design.